A convolutional neural network used in speech recognition is customized in FPGA in order to improve the energy efficiency. PCIe is used to transfer data between the FPGA and PC. A 16-bit fixed data quantization is adopted after analysis and simulation. A variety of data multiplexing methods is used for speed optimization in convolutional layer and fully-connected layer. Pipe-line helps to improve the throughput of the system. This FPGA programs with 150MHz frequency and achieves the speed of 3715fps.
关键词
Keywords
references
Lecun Y, Bengio Y, Hinton G. Deep learning[J]. Nature, 2015, 7553(521): 436-444. DOI: 436
Qiu J. Going deeper with embedded FPGA platform for convolutional neural network[C]//Acm/sigda International Symposium on Field-Programmable Gate Arrays[s.l]. 2016 : 26-35.
Gokhale V. A 240 G-ops/s mobile coprocessor for deep neural networks[C]//Computer Vision and Pattern Recognition Workshops.USA Columbus, Ohio, 2014.
Ma Y. Scalable and modularized RTL compilation of convolutional neural networks onto FPGA[C]//International Conference on Field Programmable Logic and Applications. South Africa, 2016: 1-8.
Qian Y. Very deep convolutional neural networks for noise robust speech recognition[J]. IEEE/ACM Transactions on Audio Speech % Language Processing, 2016, 24(12): 2263-2276. DOI: 2263
Cox R V. Speech and language processing for next-millennium communications services[J]. the IEEE, 2002, 88(8): 1314-1337. DOI: 1314
Chen, Y H. Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks[J]. IEEE Journal of Solid-State Circuits, 2016, 52 (1):262-263. DOI: 262