Design and Implementation of a Parallel PCS Sublayer Frame Synchronization Detection Module

XING Zong-qi; HE Zhan-zhuang; XU Dan-ni; HA Yun-xue

Chinese

您当前的位置：

首页 >

文章列表页 >

Design and Implementation of a Parallel PCS Sublayer Frame Synchronization Detection Module

更新时间：2026-09-04

- Design and Implementation of a Parallel PCS Sublayer Frame Synchronization Detection Module
- Vol. 35, Issue 11, Pages: 38-42(2018)
- 作者机构：
  
  西安微电子技术研究所,陕西,西安,710054
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2018
- 稿件说明：
移动端阅览
邢宗岐, 贺占庄, 徐丹妮, 哈云雪. 一种并行的PCS子层帧同步检测模块设计与实现[J]. 微电子学与计算机, 2018, 35(11): 38-42, 46.

XING Zong-qi, HE Zhan-zhuang, XU Dan-ni, et al. Design and Implementation of a Parallel PCS Sublayer Frame Synchronization Detection Module[J]. 2018, 35(11): 38-42.
邢宗岐, 贺占庄, 徐丹妮, 哈云雪. 一种并行的PCS子层帧同步检测模块设计与实现[J]. 微电子学与计算机, 2018, 35(11): 38-42, 46. DOI：

XING Zong-qi, HE Zhan-zhuang, XU Dan-ni, et al. Design and Implementation of a Parallel PCS Sublayer Frame Synchronization Detection Module[J]. 2018, 35(11): 38-42. DOI：

摘要

为了满足10 Gbps传输速率下PCS子层帧同步需求

深入研究10 G以太网PCS子层帧同步原理及常用帧同步检测方式

综合考虑面积开销和检测效率

设计了一种并行的帧同步检测模块

解决了帧同步检测中同步头跨数据块、标志位对齐等难题

提高了帧同步效率

能够满足10 Gbps速率PCS子层帧同步要求.采用ModelSim对设计的帧同步检测模块进行仿真验证

结果表明

该模块能够高效的实现10 Gbps速率PCS子层帧同步检测功能

帧同步速度明显提升

具有较强的适应性、健壮性和稳定性。

Abstract

In order to meet the needs of PCS sublayer frame synchronization at 10 Gbps transmission rate

depth studying of 10 G Ethernet PCS sublayer frame synchronization principle and common frame synchronization detection method

considering the chip area and detection efficiency

a parallel frame synchronization detection module is designed

which solves the problems of the synchronous header cross data blocks and the alignment of bits in the frame synchronization detection

improves the frame synchronization efficiency

and can meet the requirements of the 10 Gbps frame synchronization of the PCS sublayer. ModelSim is used to verify the design of the frame synchronization detection module

the results show that the module can effectively achieve the 10 Gbps PCS sublayer frame synchronization detection function

the frame synchronization speed is markedly improved

with strong adaptability

robustness and stability.

关键词

Keywords

references

Proakisjg.数字通信[M].张力军, 译.5版.北京: 电子工业出版社, 2012.

IEEE LAN/MAN Standards Committee. NY 10016-5997. IEEE Std 802.3-2012 Carrier sense multiple access with collision detection (CSMA/CD) access method and physical layer specifications[S]. New York: : IEEE, 2012.

刘昭, 金德鹏, 曾烈光.基于连续性判别的并行帧同步系统[J].电子学报, 2005, 33(7):1177-1182. DOI: 1177

崔涛, 呼延烺, 周烇, 等.基于FPGA的SDH系统帧同步的研究与实现[J].空间电子技术, 2015, 32(1):89-92. DOI: 89

马钰, 张立民, 王好同.编码加扰序列的帧同步盲识别[J].电子学报, 2016, 44(9):2087-2092. DOI: 2087

高妍, 哈斯巴特.高速传输系统帧同步模块设计及FPGA实现[J].军事通信技术, 2016, 37(2): 77-80. DOI: 77

张琴, 杨莹, 杨灿美, 等.一种新的10G BASE-R物理编码子层的变速箱设计[J].微型机与应用, 2016, 35(13): 31-33. DOI: 31

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Simulation on the DC characteristics of double heterojunction p-GaN HEMT with AlN/GaN hybrid buffer layer

A high-efficiency charge pump for ultra-low voltage boost systems

Implementation and verification of a dual-chain power gating strategy for low power design

High gain stability high temperature operational amplifier based on reverse body bias

Aerial vehicle detection algorithm based on multi-scale fusion and small-object enhancement

Related Author

No data

Related Institution

No data

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰