Processing-in-Memory (PIM) has been recognized as the most feasible solution to resolve the ever-aggravating memory wall especially as the boom of memory-intensive scale-out workloads such as graph computing and data analytics. The high reliability of this PIM system (ensuring that the system operates normally for long periods of high performance) is particularly important in the era of big data. However
existing aging-award task scheduling algorithms for heterogeneous systems do not consider hardware characteristics (memory interference etc.) in PIM+CPU system
if it is directly applied in the PIM + CPU system
a better optimization effect cannot be achieved. Therefore
we built an aging reliability model for PIM + CPU heterogeneous systems and proposed an MTTF-based task scheduling algorithm
PIM-MTTF
to balance the MTTF of the entire system. Experimental results show that
compared to the traditional scheduling algorithm for heterogeneous system
the proposed method is able to reduce MTTF variation over 9.1% on average and improvement of the system performance by 13.1% on average for PIM+CPU system.
关键词
Keywords
references
Nai L, Kim H. Instruction offloading with hmc 2.0 standard: A case study for graph traversals[C]//Proceedings of the 2015 International Symposium on Memory Systems. Portland, Oregon, ACM, 2015: 258-261.
Ubal R, Sahuquillo J, Petit S, et al. Multi2sim: A simulation framework to evaluate multicore-multithread processors[C]//IEEE 19th International Symposium on Computer Architecture and High Performance computing. Piscataway, NJ, USA, 2007: 62-68.
Bucher I Y, Calahan D A. Access conflicts in multiprocessor memories queueing models and simulation studies[J]. ACM SIGARCH Computer Architecture News, 1990, 18(3b): 428-438. DOI: 428
Yuan L, Leventhal S, Qu G. Temperature-aware leakage minimization technique for real-time systems[C]//Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design. San Jose, CA, USA, ACM, 2006: 761-764.
Huang L, Yuan F, Xu Q. On task allocation and scheduling for lifetime extension of platform-based MPSoC designs[J]. IEEE Transactions on Parallel and Distributed Systems, 2011, 22(12): 2088-2099. DOI: 2088
Kim T, Zheng B, Chen H B, et al. Lifetime optimization for real-time embedded systems considering electromigration effects[C]//Computer-Aided Design (ICCAD), 2014 IEEE/ACM International Conference on. Hong Kong, China, IEEE, 2014: 434-439.
Liang H, Dai Y, Yi M, et al. MTTF-aware reliability task scheduling for heterogeneous multicore system[C]//International Conference on Algorithms and Architectures for Parallel Processing. Berlin, Springer, Cham, 2015: 716-727.
Wu K C, Lee M C, Marculescu D, et al. Mitigating lifetime underestimation: a system-level approach considering temperature variations and correlations between failure mechanisms[C]//Design, Automation % Test in Europe Conference % Exhibition (DATE). Dresden, Germany, 2012: 1269-1274.
Li S, Ahn J H, Strong R D, et al. McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures[C]//Microarchitecture, MICRO-42, 42nd Annual IEEE/ACM International Symposium on. New York, NY, USA, IEEE, 2009: 469-480.