您当前的位置:
首页 >
文章列表页 >
Design of Approximate Booth Multipliers for Error-Tolerant Computing
更新时间:2026-09-04
    • Design of Approximate Booth Multipliers for Error-Tolerant Computing

    • Vol. 35, Issue 7, Pages: 67-71(2018)
    • Published:2018

    移动端阅览

  • CAO Tian, LIU Wei-qiang, ZHU Yu-ying. Design of Approximate Booth Multipliers for Error-Tolerant Computing[J]. 2018, 35(7): 67-71. DOI:

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

36

下载量

0

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

An Full-flow Verification Method of Asynchronous CircuitBased on FPGA
Research on assembly action recognition based on MSS-YOLO-MPHands fusion architecture
A high-efficiency charge pump for ultra-low voltage boost systems
A review of large model development: technological evolution from BERT to Deepseek
Aerial vehicle detection algorithm based on multi-scale fusion and small-object enhancement

Related Author

WANG Kang
HUANG Le-tian
LI Guang-jun

Related Institution

School of Communication and Information Engineering, University of Electronic Science and Technology of China
0