Sccording to the characteristics of convolutional neural network
this paper proposes a pipeline parallel acceleration scheme of FPGA. Convolution module circuit
activation module circuit and down-sampling module circuit are designed to construct the FPGA basic unit of convolution neural network operation. With the same network structure and processing data
FPGAs with 50 MHz frequency are 8x and nearly 5x computational efficiency of the CPU and the GPU
while power consuming only 27.8% of the GPU.
关键词
Keywords
references
Sankaradas M, Jakkula V, Cadambi S, et al. A massively parallel coprocessor for convolutional neural networks[C]//proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors. Milan, Italy, 2009.
Girshick R, Donahue J, Darrell T, et al. Rich feature hierarchies for accurate object detection and semantic segmentation[C]//proceedings of the 2014 IEEE Conference on Computer Vision and Pattern Recognition, Columbus, OH, USA, 2014.
Li H, Li Y, Porikli F. DeepTrack: learning discriminative feature representations by convolutional neural networks for visual tracking[C]//Proceedings British Machine Vision Conference. York, UK, 2014.