A Hardware implementation of LDLT decomposition is proposed for MMSE detection in MIMO system. A systolic array of triangle shape is adopted for matrix inversion. By making use of the property of the Hermitian matrix to be inversed
the input and output can just be lower triangular matrix. Moreover
aiming at the divisions in the LDLT decomposition algorithm
a reciprocal architecture is proposed to avoid dividers. By arranging the timing
time-division multiplexing of the reciprocal architecture can be achieved. And by using look-up table compression technique
the hardware utilization of the reciprocal architecture can be reduced obviously. The simulation result and the implementation result show that the proposed hardware implementation can compute LDLT decomposition of MMSE detection in low hardware utilization
under the premise of high throughput and good bit error rate performance.
关键词
Keywords
references
Schulte M J, Stine J E, Wires K E. High-speed reciprocal approximations[C]//Signals, Systems % Computers, 1997. Conference Record of the Thirty-First Asilomar Conference on. IEEE, 1997, 2: 1183-1187.
Studer C, Fateh S, Seethaler D. ASIC implementation of soft-input soft-output MIMO detection using MMSE parallel interference cancellation[J]. IEEE Journal of Solid-State Circuits, 2011, 46(7): 1754-1765. DOI: 1754
Chockalingam A, Rajan B S. Large MIMO Systems[M]. IEEE, 2013.
Gestner B, Anderson D V. Single Newton-Raphson iteration for integer-rounded divider for lattice reduction algorithms[C] //Circuits and Systems, 2008. MWSCAS 2008. 51st Midwest Symposium on. IEEE, 2008: 966-969.
Burg A, Haene S, Perels D, et al. Algorithm and VLSI architecture for linear MMSE detection in MIMO-OFDM systems[C]. IEEE International Symposium on Circuits and Systems, 2006. ISCAS 2006. Proceedings. IEEE, 2006: 4.