A low dropout regulator (LDO) with low output noise voltage and high power supply ripple rejection ratio (PSR) is described. The LDO improves the ability of power supply ripple rejection and output noise voltage suppression by improving power supply ripple rejection ratio and output noise voltage suppression of the band-gap reference and the differential amplifier. This approach is tested in 0.6 μm BiCMOS process. The results show that the PSR at 100 Hz is 75 dB and at 10 kHz is 72 dB
when the load current is 100 mA. The output noise voltage is 15 μV (100 Hz to 100 kHz).
关键词
Keywords
references
Magod R, Suda N, Ivanov V, et al. A low-noise output capacitorless low-dropout regulator with a switched-RC bandgap reference[J]. IEEE Transactions on Power Electronics, 2017, 32 (4):2856-2864. DOI: 2856
王忆.高性能低压差线性稳压器研究与设计[D].杭州: 浙江大学, 2010.
Gupta V, Rincon M G. A 5mA 0.6um CMOS Miller Compensated LDO regulator with -27dB worst case power supply rejection using 60pF of on-chip capacitance[C]//ISSCC. San Fancisco, CA, USA: IEEE, 2007: 520-521.
Lim Y, Lee J, Lee Y, et al. An External Capacitor-Less Ultralow-Dropout Regulator Using a Loop-Gain Stabilizing Technique for High Power-Supply Rejection Over a Wide Range of Load Current[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2017, 25 (11):3006 - 3018. DOI: 3006
EL-Nozahim, Amer A, Torres J, et al. High PSR low drop-out regulator with feed-forward ripple cancellation technique [J].IEEE Journal of Solid-state Circuit, 2010, 45(3):565-577. DOI: 565