This paper presents a back-end digital calibration technology
which is based on LMS algorithm and can iterates first- and third-order error coefficients automatically. The calibration technology can reduce the influence of capacitive mismatch
op amp limited gain and other nonlinear factors
and improve linearity of the system effectively. The entire digital calibration system was modeled with Simulink. The simulation results showed that the ENOB
SNR
and SFDR of the pipeline ADC with sampling rate of 100 MHz and input rate of 45 MHz were improved from 9.6 bit to 15.7 bit
67.5 dB to 97.6 dB and 64.9 dB to 110.8 dB respectively after calibration.
关键词
Keywords
references
Miyahara Y, Sano M, Koyama K, et al. A 14b 60 MS/s Pipelined ADC Adaptively CancellingOpamp Gain and Nonlinearity[J]. IEEE Journal of Solid-State Circuits, 2014, 49(2):416-425. DOI: 416
Lewis S H, Gray P R. A pipelined 5-Msample/s 9-bit analog-to-digital converter[J]. Solid-State Circuits, IEEE Journal of, 1987, 22(6):954-961. DOI: 954
Ryu S T, Ray S, Song B S, et al. A 14-b linear capacitor self-trimming pipelined ADC[J]. IEEE Journal of Solid-State Circuits, 2004, 39(11):2046-2051. DOI: 2046
Zhang S, Ding L, Xu J, et al. Digital Background Calibration of MDAC Stage Gain Error and DAC Error in Pipelined ADC[C]// 2010 10thieee international conference on solid-state and integrated circuit technology. 2010: 251-253.
Abou-El-Kheir N T, Khedr M E, Abbas M. A fast power efficient equalization-based digital background calibration technique for pipelined ADC[C]// Mixed Design of Integrated Circuits % Systems. IEEE, 2014: 108-112.
Chen H, Deng H, Yin Y. A correlation-based background calibration technology for the pipeline A/D Converter[C]// IEEE International Conference on Solid-State and Integrated Circuit Technology. IEEE, 2017.
Ray S, Song B S. A 13-b Linear, 40-MS/s Pipelined ADC With Self-Configured Capacitor Matching[J]. IEEE Journal of Solid-State Circuits, 2007, 42(3):463-474. DOI: 463
Zhou Liren, Luo Lei, Ye Fan, 等. A 12-bit 100 MS/s pipelined ADC with digital background calibration采用后台数字校准的12位100MHz流水线模数转换器[J]. Journal of Semiconductors, 2009, 30(11):109-113. DOI: 109
Panigada A, Galton I. Digital Background Correction of Harmonic Distortion in Pipelined ADCs[J]. IEEE Transactions on Circuits % Systems I Regular Papers, 2006, 53(9):1885-1895. DOI: 1885