Masking scheme against correlation power analysis on DES

YANG Zheng-wen; GUO Zheng

Chinese

您当前的位置：

首页 >

文章列表页 >

Masking scheme against correlation power analysis on DES

更新时间：2026-09-04

- Masking scheme against correlation power analysis on DES
- Vol. 36, Issue 9, Pages: 1-6(2019)
- 作者机构：
  
  上海交通大学电子信息与电气工程学院,上海,200240
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2019
- 稿件说明：
移动端阅览
杨正文, 郭筝. 抗相关性功耗分析的DES掩码方案[J]. 微电子学与计算机, 2019, 36(9): 1-6.

YANG Zheng-wen, GUO Zheng. Masking scheme against correlation power analysis on DES[J]. 2019, 36(9): 1-6.
杨正文, 郭筝. 抗相关性功耗分析的DES掩码方案[J]. 微电子学与计算机, 2019, 36(9): 1-6. DOI：

YANG Zheng-wen, GUO Zheng. Masking scheme against correlation power analysis on DES[J]. 2019, 36(9): 1-6. DOI：

摘要

以相关性功耗分析为代表的旁路攻击技术对密码设备的安全性造成严重威胁

针对这种情况

本文提出了一种新型的抗相关性功耗攻击的掩码防护方案.该方案是一种流水线式的"非对称掩码技术"

通过流水线式操作

使得加密过程中的每一轮都引入了不同的随机掩码

功耗和操作数之间的相关性被扰乱

从而抵御相关性攻击.我们通过功耗仿真

采集了标准DES、对称掩码方案及本文提出防护方案对应的功耗仿真曲线

并对其进行相关性功耗攻击.实验结果表明

标准DES需要1 000条可以攻击成功

对称掩码方案需要4 000条功耗曲线可以攻击成功

非对称防护方案则需要50 000条曲线才能攻击成功

防护能力提升了10倍以上

掩码方案可以有效抵抗相关性功耗分析.

Abstract

With the situation that side channel attack poses a serious threat to the security of cryptographic devices

we propose a new scheme of pipelined "asymmetric masking technology" against correlation power analysis and implement it in DES algorithm. Through pipelined operation

different random masks are introduced in each round of the encryption process

so that the correlation between power consumption and processing data is disturbed and we can resist correlation power analysis. Through power simulation

we collected the standard DES

symmetric mask scheme and the power simulation curve corresponding to the proposed protection scheme

and conducted related power consumption attacks. The experimental results show that the standard DES requires 1000 power consumption curves

and the symmetric mask scheme requires 4000 power consumption curves to successfully attack. The protection scheme proposed in this paper requires 50

000 curves to successfully attack

and the protection capability is improved by more than 10 times. We can say that scheme can achieve great protection.

关键词

Keywords

references

GUILEY S, SAUVAGE L, HOOGVORST P, et al. Security evaluation of WDDL and SecLib countermeasures against power attacks[J]. IEEE Transactions on Computers, 2008, 57(11): 1482-1497. DOI: 1482

AKKAR M L, GIRAUD C. An implementation of DES and AES secure against some attacks[C]//Third International Workshop on Cryptographic Hardware and Embedded Systems(CHES). Paris, France, Springer, 2001: 309-318.

KOCHER PAUL, JAFFE JOSHUA, JUN BENJAMIN. Differential power analysis[C]//19th Annual International Cryptology Conference. California, USA: Springer, 1999: 388-397.

KAMOUN N, BOSSUET L, GHAZEL A. Correlated power noise generator as a low cost DPA countermeasures to secure hardware AES cipher[C]// 3rd International Conference on Signals, Circuits and Systems (SCS). Medenine, Tunisia, IEEE, 2009: 1-6.

蒋惠萍, 毛志刚.一种抗差分功耗攻击的改进DES算法及其硬件实现[J].计算机学报, 2004, 27(3): 334-338. DOI: 334

李杰, 单伟伟, 吕宇翔, 等.一种抗相关功耗攻击DES算法及FPGA电路实现[J].东南大学学报:自然科学版, 2012, 42(6): 1063-1068. DOI: 1063

Berlin, Germany MANGARD STEFAN, OSWALD ELISABETH, POPP THOMAS. Power analysis attacks[M]. Berlin, Germany: Springer Science, 2007.

徐鹏, 薛伟.抗差分功耗攻击的DES算法研究[J].计算机仿真, 2018(1): 282-286. DOI: 282

ZAFAR Y, PARK J, HAR D, et al. Random clocking induced DPA attack immunity in FPGA[C]//IEEE International Conference on Industrial Technology. Gwangju, Korea, IEEE, 2010: 1068-1070.

CHARI S, JUTLA C S, RAO J R, et al. Towards sound approaches to counteract power-analysis attacks[C]// Annual International Cryptology Conference on Advances in Cryptology.Berlin, Springer-Verlag, 1999: 398-412.

KELSEY J, SCHNEIER B, WAGNER D, et al. Side channel crypt analysis of product ciphers[J]. Journal of Computer Security, 2000, 8(2/3): 141-158. DOI: 141

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Design of a hybrid pipeline architecture FFT acceleration engine

Research on a 2D Weight Stationary Dataflow Architecture

An Architecture Design for Multiple Datasets Accumulation

Design and Modelsim Verification of a 16-bit-fixed-point DSP Core

32 Bit Pipeline Multiplier Design Based on Booth Encoder

Related Author

JIA Yiming

YANG Haowei

ZHANG Wei

LOU Mian

CHENG Zhi

YANG Liang

WANG Shuo

LOU Mian

Related Institution

Xi'an Microelectronics Technology Institute

Xi′an Microelectronics Technology Institute, Xi′an

School of Microelectronics, Shanghai Jiaotong University

School of Information Science and Engineering, Shenyang University of Technology

Department of Electronic Science and Technology, Tongji University

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰