WONG H S P, LEE H Y, YU S, et al. Metal-oxide RRAM[J]. the IEEE, 2012, 100(6): 1951-1970. DOI: 1951

LEE H Y, CHEN P S, WU T Y, et al. Low power and high speed bipolar switching with a thin reactive Ti buffer layer in robust HfO2 based RRAM[C]//International Electron Devices Meeting. San Francisco, CA, USA, 2008: 1-4.

CHIU P F, CHANG M F, WU C W, et al. Low store energy, low vddmin, 8T2R nonvolatile latch and SRAM with vertical-stacked resistive memory(memristor)devices for low power mobile applications[J]. IEEE Journal of Solid-State Circuits, 2012, 47(6): 1483-1496. DOI: 1483

CHEN P Y, YU S. Compact modeling of RRAM devices and its applications in 1T1R and 1S1R array design[J]. IEEE Transactions on Electron Devices, 2015, 62(12): 4022-4028. DOI: 4022

XU C, NIU D, MURALIMANOHAR N, et al. Understanding the trade-offs in multi-level cell ReRAM memory design[C]//Design Automation Conference. Austin, TX, USA, 2013: 1-6.

YAMAMOTO S, SHUTO Y, SUGAHARA S. Nonvolatile SRAM(NV-SRAM)using functional MOSFET merged with resistive switching devices[C]//Custom Integrated Circuits Conference. Rome, Italy, 2009: 531-534.

KIM Y B, LEE S R, LEE D, et al. Bi-layered RRAM with unlimited endurance and extremely uniform switching[C]//Symposium on VLSI Technology. Honolulu, HI, USA, 2011: 52-53.

AMBROGIO S, BALATTI S, CUBETA A, et al. Understanding switching variability and random telegraph noise in resistive RAM[C]//International Electron Devices Meeting. Washington, DC, USA, 2013: 782-785.