the reconfigurable array processor Harris parallelization algorithm mapping methods
the reconfigurable array processor solves the algorithm on the hardware modification requires the defect of structure readjustment between cluster parallel at the same time solve the defect of the algorithm in software speed and time delay.By modelsim
Xilinx ISE company hardware design tools and BEE4 development platform to realize the Harris algorithm to the resolution of 512 * 512 image map
the experiment results show that the algorithm mapping time of 0.143 ms
under the condition of the time compared to the same CPU
GPU
the FPGA implementation Harris algorithm mapping time is short.
关键词
Keywords
references
POSSA P R, MAHMOUDI S A, HARB N, et al. A Multi-Resolution FPGA-Based Architecture for Real-Time Edge and Corner Detection[J]. IEEE Transactions on Computers, 2014, 63(10):2376-2388. DOI: 2376
LIU S, LYU C, LIU Y, et al. Real-time implementation of harris corner detection system based on FPGA[C]// IEEE International Conference on Real-Time Computing and Robotics. Okinawa: IEEE, 2018: 339-343.
CHAO T L, WONG K H. An efficient FPGA implementation of the Harris corner feature detector[C]// Iapr International Conference on Machine Vision Applications. Tokyo: IEEE, 2015: 89-93.
LI J, VIITANEN T, LI L, et al. Design and implementation of a multi-mode harris corner detector architecture[C]// IEEE Nordic Circuits and Systems Conference. Linkoping: IEEE, 2017: 1-6.
AMARICAI A, GAVRILIU C E, BONCALO O. An FPGA sliding window-based architecture harris corner detector[C]// International Conference on Field Programmable Logic and Applications. Munich: IEEE, 2014: 1-4.
ONAT E. FPGA implementation of real time video signal processing using Sobel, Robert, Prewitt and Laplacian filters[C]// Signal Processing and Communications Applications Conference. Antalya: IEEE, 2017: 1-4.
LAM S K, BIJARNIYA R K, WU M. Lowering dynamic power in stream-based harris corner detection architecture[C]// International Conference on Field Programmable Technology. Melbourne: IEEE, 2017: 176-182.
JASANI B A, LAM S K, MEHER P K, et al. Threshold-Guided Design and Optimization for Harris Corner Detector Architecture[J]. IEEE Transactions on Circuits % Systems for Video Technology, 2017, 6(99):1-1. DOI: 1