An high hierarchical verification platform Based on UVM

LI Chen-yang; SONG Shu-shen; WANG Tao; HUANG Chu-chao

Chinese

您当前的位置：

首页 >

文章列表页 >

An high hierarchical verification platform Based on UVM

更新时间：2026-09-04

- An high hierarchical verification platform Based on UVM
- Vol. 36, Issue 6, Pages: 79-83(2019)
- 作者机构：
  
  1. 中国西南电子技术研究所,四川,成都,610036
  2. 大连理工大学计算机科学与技术学院,辽宁,大连,116023
  3. 密苏里大学工学院,密苏里,哥伦比亚,65211
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2019
- 稿件说明：
移动端阅览
李晨阳, 宋澍申, 王涛, 黄坤超. 一种基于UVM的高层次化验证平台设计[J]. 微电子学与计算机, 2019, 36(6): 79-83.

LI Chen-yang, SONG Shu-shen, WANG Tao, et al. An high hierarchical verification platform Based on UVM[J]. 2019, 36(6): 79-83.
李晨阳, 宋澍申, 王涛, 黄坤超. 一种基于UVM的高层次化验证平台设计[J]. 微电子学与计算机, 2019, 36(6): 79-83. DOI：

LI Chen-yang, SONG Shu-shen, WANG Tao, et al. An high hierarchical verification platform Based on UVM[J]. 2019, 36(6): 79-83. DOI：

摘要

在通用UVM验证平台的基础上

提出了双层次序列设计、数据库共享、协议模块、事件触发同步化等技术优化验证平台

实现了一种高层次化的UVM验证平台

克服了通用UVM验证难以适应多重验证环境的问题

具有更高的验证抽象级别

高效、透明和简洁的处理方式

良好的可重用性.通过一个平台

一次脚本化运行

实现功能覆盖率100%

测试点覆盖率100%.此方法大大简化了UVM测试的复杂性

加快了测试速度

减少了人工测试带来的潜在错误.

Abstract

On the basis of general UVM verification platform

put forward a double hierarchical sequence design

database share

protocol module

events triggers to synchronize etc the technique to optimize platform

realize an high hierarchical UVM verification platform

overcame the hard in general UVM in multiple verification environment

having the higher the abstract level in verification

efficiently

transparent handles with pithiness

good reuse. Pass a platform

a script run

realize the function coverage rate 100%

testing dot coverage rate 100%. this method simplified the UVM test complexity

quickly test speed

reduced the latent mistake that artificial test bring.

关键词

Keywords

references

USA SHARON R, KATHLEEN A M. A Practical Guide to Adopting the Universal Verification Methodology(UVM) [M]. USA:Cadence Design Systems, Inc, 2010.

Gong L K, OLIVER D. Functional Verication of Dynamically Recon gurable FPGA-based Systems [D]. Springer, 2015: 63-64.

王国军, 景为平.基于UVM的验证平台设计研究[J].微电子学与计算机, 2016, 33(10):164-168. DOI: 164

谈笑, 王小力.一种基于UVM的模块级可重用随机化验证平台构建方法[J].微电子学与计算机, 2015, 32(3):67-72. DOI: 67

熊涛, 蒋见花.基于UVM验证方法学的纵向可重用研究[J].微电子学与计算机, 2016, 33(4):64-68. DOI: 64

杨坤, 徐金甫, 李伟.基于SystemVerilog-UVM的Mickey 2.0 RTL级验证[J].计算机工程与设计, 2016, 37(10):2644-2647. DOI: 2644

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

The Implementation of Universal Verification Platform for Sub-model of DBF System Based on UVM

An UVM Based Mixed-signal Verification Environment

Research of Vertical Reuse Based on UVM

A high-efficiency charge pump for ultra-low voltage boost systems

Implementation and verification of a dual-chain power gating strategy for low power design

Related Author

DENG Qing-yong

ZHU Peng

XI Jian-bo

GENG Rui

WANG Xiao-li

XIONG Tao

JIANG Jian-hua

Related Institution

Digital Technology Center, No. 38 Research Institute, China Electronic Technology Group Corporation

Key Laboratory of Aperture Array and Space Application, No. 38 Research Institute, China Electronic Technology Group Corporation

School of Electronics and Information Engineering, Xi'an Jiaotong University

School of Science, Xi'an Jiaotong University

Institute of Microelectronics, Chinese Academy of Sciences

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰