Implementation and evaluation of the rocket-IO based serial DDR memory

CHEN Ya-ze; JING Nai-feng; WANG Qin

Chinese

您当前的位置：

首页 >

文章列表页 >

Implementation and evaluation of the rocket-IO based serial DDR memory

更新时间：2026-09-04

- Implementation and evaluation of the rocket-IO based serial DDR memory
- Vol. 36, Issue 6, Pages: 84-87(2019)
- 作者机构：
  
  上海交通大学电子信息与电气工程学院,上海,200240
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2019
- 稿件说明：
移动端阅览
陈雅泽, 景乃锋, 王琴. 基于Rocket-IO的串行DDR实现和评估[J]. 微电子学与计算机, 2019, 36(6): 84-87.

CHEN Ya-ze, JING Nai-feng, WANG Qin. Implementation and evaluation of the rocket-IO based serial DDR memory[J]. 2019, 36(6): 84-87.
陈雅泽, 景乃锋, 王琴. 基于Rocket-IO的串行DDR实现和评估[J]. 微电子学与计算机, 2019, 36(6): 84-87. DOI：

CHEN Ya-ze, JING Nai-feng, WANG Qin. Implementation and evaluation of the rocket-IO based serial DDR memory[J]. 2019, 36(6): 84-87. DOI：

摘要

由于FPGA的IO端口数量有限

导致FPGA往往只能搭载少量DDR存储器

限制了大数据应用的内存容量.本文通过对传统DDR存储器接口的改进

利用多种串行接口协议实现了存储数据的高速传输

有效地提升了存储容量.实验中

我们利用少量的IO资源实现了4倍的容量扩展

并且对比评估了不同高速串行接口协议的实现

为基于串行接口的DDR设计实现提供了有益的参考.

Abstract

Due to the amount limitation of FPGA IO

there is little DDR storage can be used. Furthermore

the memory capacity is the restriction in the big data application. In this paper

we modify the DDR interface design

using various protocols to accomplish the high speed data transaction

improving the memory capacity efficiently. In the experiment we get 4 times more storage capacity by using little IO resource

and compare several protocols implementation in the design

providing a useful reference for serial interface-based DDR design.

关键词

Keywords

references

Xilinx. Ug576-ultrascale -gth-transceivers[OL](2018)[2018-9]. https://www.xilinx.com/support/documentation/user_guides/ug576-ultrascale-gth-transceivers.pdf.

Xilinx, PG046 - Aurora 8B/10B v11.1 Product Guide[OL], (2018).[2018-9].https://www.xilinx.com/support/documentation/ip_documentation/aurora_8b10b/v11_1/pg046-aurora-8b10b.pdf.

IEEEStandards Association. IEEE 802.3ae-2002 IEEE Standard for Information technology [S]. 2002.

LI W, ZHAO Y Y, LIU Y H, et al. SMEFF: A scalable memory extension fabric for FPGA.[C]//International Conference on Field Programmable Technology (ICFPT), 2017, : 40-47.

Xilinx, UG586 - 7series - MIS[OL], (2018).[2018-9].https://www.xilinx.com/support/documentation/ip_documentation/mig_7series/v4_1/ug586_7Series_MIS.pdf.

Xilinx.PG053 - XAUI v12.3 Product Guide[OL], (2017)[2018-9].https://www.xilinx.com/support/documentation/ip_documentation/xaui/v12_3/pg053-xaui.pdf.

刘军伟, 多种高速串行总线的对比研究与分析[J].电子测试. 2016(3):43-45. DOI: 43

苏秀妮, 陈建春, 那彦.基于RocketIO自定义传输协议在高速串行通信中的设计与实现[J].微电子学与计算机, 2013, 30(9):93-90. DOI: 93

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Implementation and verification of a dual-chain power gating strategy for low power design

High gain stability high temperature operational amplifier based on reverse body bias

Lightweight countermeasures against Spectre attacks on the branch prediction unit

Steganography model guided by attention mechanism and improved dense convolution

Aerial vehicle detection algorithm based on multi-scale fusion and small-object enhancement

Related Author

No data

Related Institution

No data

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰