NIKTASH A, PARIZI H T, BAGHERZADEH N. Application of a Heterogeneous Reconfigurable Architecture to OFDM Wireless Systems[C]//IEEE International Symposium on Circuits % Systems. New Orleans, USA: IEEE, 2007: 2586-2589.

WAINGOLD E, TAYLOR M, SRIKRISHNA D, et al. Baring it all to software: Raw machines[J]. Computer, 1997, 30(9):86-93. DOI: 86

MEHTA G, PATEL K K, PARDE N, et al. Data-Driven Mapping Using Local Patterns[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2013, 32(11):1668-1681. DOI: 1668

SISTLA A K, PARDE N, PATEL K, et al. Cross-Architectural Study of Custom Reconfigurable Devices Using Crowdsourcing[C]// Parallel and Distributed Processing Symposium Workshops % PhD Forum (IPDPSW), 2013 IEEE 27th International. Cambridge, MA: IEEE, 2013: 222-230.

REAGEN B, ADOLF R, SHAO Y S, et al. MachSuite: Benchmarks for accelerator design and customized architectures[C]// 2014 IEEE International Symposium on Workload Characterization (IISWC). Raleigh, NC: IEEE, 2014: 110-119.

BETZ V, ROSE J. VPR: a new packing, placement and routing tool for FPGA research[C]//International Workshop on Field Programmable Logic and Applications.Berlin, Germany: Springer, 1997: 213-222.

YOON J W, SHRIVASTAVA A, PARK S, et al. A Graph Drawing Based Spatial Mapping Algorithm for Coarse-Grained Reconfigurable Architectures[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2009, 17(11):1565-1578. DOI: 1565

BETZ V, ROSE J, MARQUARDT A. Architecture and CAD for deep-submicron FPGAs[J]. Springer International, 1999, 497: 51-55. DOI: 51

俞磊, 景乃锋, 王琴.一种基于数据流驱动的混合粒度可重构阵列架构[J].微电子学与计算机, 2019, 36(5):19-22. DOI: 19

ASANOVIC K, BODIK R, CATANZARO B C, et al.The Landscape of Parallel Computing Research: A View from Berkeley[J]. Technical Report Uc Berkeley, 2006, eecs-2006-183: 8-10. DOI: 8