With the rapid development of wireless communication standards and the proliferation of operating modes in various protocols
the cost and time to design an ASIC for a particular mode is unbearable. At the same time
the use of a general-purpose microprocessor for signal processing is too slow to meet the needs. Therefore
this paper attempts to implement typical channel estimation algorithms in a MIMO-OFDM system on a dynamic reconfigurable processor architecture
which can balance the flexibility of hardware implementation and the efficiency of processing speed. It is simulated at a clock frequency of 1 GHz in 28 nm process
and its processing speed can reach 8.8 to 14.6 times of that of a general-purpose microprocessor.
关键词
Keywords
references
YANG C H, MARKOVIC D. A flexible DSP architecture for MIMO sphere decoding[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2009, 56(10): 2301-2314. DOI: 2301
CHIU P L, HUANG L Z, CHAI L W, et al. A 684Mbps 57mW joint QR decomposition and MIMO processor for 4×4 MIMO-OFDM systems[C]//IEEE Asian Solid-State Circuits Conference 2011. Jeju, Korea, 2011: 309-312.
PAULRAJ A J, GORE D A, NABAR R U, et al. An overview of MIMO communications-a key to gigabit wireless[J]. Proceedings of the IEEE, 2004, 92(2): 198-218. DOI: 198
ZHANG C, LIU L, MARKOVIC D, et al. A Heterogeneous Reconfigurable Cell Array for MIMO Signal Processing[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2015, 62(3):733-742. DOI: 733
COLIERI S, ERGEN M, PURI A, et al. A study of channel estimation in OFDM systems[C]//Proceed- ings IEEE 56th vehicular technology conference. Vancouver, BC, Canada, 2002(2): 894-898.
HUANG X, LIANG C, MA J. System architecture and implementation of MIMO sphere decoders on FPGA[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2008, 16(2): 188-197. DOI: 188
EDFORS O, SANDELL M, VAN DE BEEK J J, et al. OFDM channel estimation by singular value decomposition[J]. IEEE Transactions on communications, 1998, 46(7): 931-939. DOI: 931