Design of FPGA-based neural network accelerator for real-time objective detection

LI Cen; HE Guang-hui

Chinese

您当前的位置：

首页 >

文章列表页 >

Design of FPGA-based neural network accelerator for real-time objective detection

更新时间：2026-09-04

- Design of FPGA-based neural network accelerator for real-time objective detection
- Vol. 37, Issue 7, Pages: 6-11(2020)
- 作者机构：
  
  上海交通大学电子信息与电气工程学院,上海,200240
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2020
- 稿件说明：
移动端阅览
李岑, 贺光辉. 用于实时目标检测的FPGA神经网络加速器设计[J]. 微电子学与计算机, 2020, 37(7): 6-11.

LI Cen, HE Guang-hui. Design of FPGA-based neural network accelerator for real-time objective detection[J]. 2020, 37(7): 6-11.
李岑, 贺光辉. 用于实时目标检测的FPGA神经网络加速器设计[J]. 微电子学与计算机, 2020, 37(7): 6-11. DOI：

LI Cen, HE Guang-hui. Design of FPGA-based neural network accelerator for real-time objective detection[J]. 2020, 37(7): 6-11. DOI：

摘要

在FPGA上实现YOLO等目标检测算法，需要从模型量化到硬件优化等多种优化方法.为了缩短硬件延时，使用了三种技术：(1)利用层融合和位宽量化策略来降低计算复杂度；(2)利用具有padding跳过技术的基于列的流水线架构来减少启动时间；(3)利用设计空间探索算法来平衡流水线时间，提高DSP使用效率.为了验证提出的神经网络加速器架构，在ZC706 FPGA上实现了具有1 280×384输入的YOLO网络.与传统加速器相比，取得了1.97倍的延迟缩减或者1.54倍的DSP效率提升.

Abstract

Implementing object detection algorithms

such as YOLO

in FPGA requires multi-level optimization

starting from model quantization to hardware optimization. To optimize hardware latency

three techniques are used: (1) bit-width quantization and layer fusion strategies are used to minimize the computation complexity

(2) a column-based pipeline architecture with padding skip technique is introduced to reduce the start-up time of pipeline and (3) a design space exploration algorithm is proposed to balance the pipeline and improve the DSP efficiency. To demonstrate the proposed neural network accelerator architecture

YOLO with 1 280×384 input is implemented on ZC706 FPGA and achieves a 1.97× latency reduction or a 1.54× DSP efficiency improvement over traditional accelerators.

关键词

Keywords

references

ZHANG X, WANG J, ZHU C, et al. DNNBuilder: an Automated Tool for Building High-Performance DNN Hardware Accelerators for FPGAs[C]// 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2018. Marrakech, Morocco, 2018.

EVERINGHAM M, ESLAMI S M A, VAN GOOL L, et al. The Pascal Visual Object Classes Challenge: A Retrospective[J]. International Journal of Computer Vision, 2015, 111(1):98-136. DOI: 98

YU J, GUO K, HU Y, et al. Real-time object detection towards high power efficiency[C]// 2018 Design, Automation % Test in Europe Conference % Exhibition (DATE). Dresden, Germany, 2018.

MOTAMEDI M, GYSEL P, AKELLA V, et al. Design space exploration of FPGA-based Deep Convolutional Neural Networks[C]// 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC). Macao, China, IEEE, 2016.

NGUYEN D T, NGUYEN T N, KIM H, et al. A High-Throughput and Power-Efficient FPGA Implementation of YOLO CNN for Object Detection[C]// IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2019. Sydney, Austrilia, 2019: 1-13.

PREUβER T B, GAMBARDELLA G, FRASER N, et al.Inference of quantized neural networks on heterogeneous all-programmable devices[C]// 2018 Design, Automation % Test in Europe Conference % Exhibition (DATE). Dresden, Germany, 2018: 833-838.

WAI Y J, YUSSOF Z B M, SALIM S I B, et al. Fixed Point Implementation of Tiny-Yolo-v2 using OpenCL on FPGA[J]. International Journal of Advanced Computer Science and Applications, 2018, 9(10): DOI: 10.14569/IJACSA.2018.091062.

NGUYEN D T, KIM H, LEE H, et al. An Approximate Memory Architecture for a Reduction of Refresh Power Consumption in Deep Learning Applications[C]// 2018 IEEE International Symposium on Circuits and Systems (ISCAS).Florence, Italy, 2018.

NGUYEN D T, NGUYEN T N, KIM H, et al. A High-Throughput and Power-Efficient FPGA Implementation of YOLO CNN for Object Detection[C]//IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2019. Sydney, Austrilia, 2019: 1-13.

林健巍.YOLO图像检测技术综述[J].福建电脑, 2019, 35(9):80-83. DOI: 80

吴佳祥, 刘辉, 贺光辉.一种应用于高分辨率遥感图像目标检测的尺度自适应卷积神经网络[J].微电子学与计算机, 2018, 35 (8):84-87. DOI: 84

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Aerial vehicle detection algorithm based on multi-scale fusion and small-object enhancement

A review of large model development: technological evolution from BERT to Deepseek

A high-efficiency charge pump for ultra-low voltage boost systems

Simulation on the DC characteristics of double heterojunction p-GaN HEMT with AlN/GaN hybrid buffer layer

Research on the design of blockchain-based AI-generated content traceability framework

Related Author

CHAN Qiqing

YANG Shubin

YANG Yunchuan

Related Institution

College of Electrical and Information Engineering, Wuhan Institute of Technology

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰