clock-domain interface and erroneous behavior of analog-to-digital converters
which may lead to the emergence of unknown values(X). The transmission of X-value in the circuit will seriously affect the activation and sensitization of faults and decrease the test coverage. In this paper
a method of predicting test coverage loss based on extremely randomized trees is proposed to the case where multiple inputs of the circuit are X-values. The data set is extracted by performing simulation analysis
circuit partition
and extracting structural features. Then train high-precision prediction models to quickly analyze the loss of circuit test coverage under multi-input with X-value. The experimental results show that the average prediction accuracy is 94.47% and 21.72% higher. The minimum prediction result of a single circuit is 89.03%
and the maximum value is 99.99%
which indicates that the prediction model has good stability.
关键词
Keywords
references
PRADHAN M, BHATTACHARYA B B, CHAKRABARTY K, et al. Predicting X-Sensitivity of Circuit-Inputs on Test-Coverage: A Machine-Learning Approach[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems(Early Access), 2018: 1-1. DOI: 1
BURCHARD J, ERB D, BECKER B. Characterization of possibly detected faults by accurately computing their detection probability[C]//2018 Design, Automation % Test in Europe Conference % Exhibition. Dresden, Germany: IEEE Computer Society Press, 2018: 385-390.
ERB D, SCHEIBLER K, KOCHTE M A, et al. Mixed 01X-RSL-Encoding for fast and accurate ATPG with unknowns[C]//2016 21st Asia and South Pacific Design Automation Conference. Macao, China: IEEE Computer Society Press, 2016: 749-754.
SCHEIBLERK, ERB D, BECKER B. Accurate CEGAR-based ATPG in presence of unknown values for large industrial designs[C]//2016 Design, Automation % Test in Europe Conference % Exhibition. Dresden, Germany: IEEE Computer Society Press, 2016: 972-977.
BRGLEZ F, BRYAN D, KOZMINSKI K. Combinational profiles of sequential benchmark circuits[C]// IEEE International Symposium on Circuits and Systems. Portland, Oregon, USA: IEEE Computer Society Press, 1989: 1929-1934.
YANG J S, TOUBA NUR A. X-Canceling MISR Archi-tectures for Output Response Compaction With Unknown Values[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2012, 31(9): 1417-1427. DOI: 1417
WANG S, BALAKRISHNAN K J, WEI W. X-Block: An Efficient LFSR Reseeding-Based Method to Block Unknowns for Temporal Compactors[J]. IEEE Transactions on Computers, 2008, 57(7): 978-989. DOI: 978
POMERANZ IRITH. Unknown Output Values of Faulty Circuits and Output Response Compaction[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2014, 33: 323-327. DOI: 323
DAVIDSON S. ITC'99 Benchmark Circuits Preliminary Results[C]// International Test Conference 1999. Proceedings. Atlantic City, USA: IEEE Computer Society Press, 1999: 1125-1125.
ERB D, KOCHTE M A, REIMER S, et al. Accurate QBF-Based Test Pattern Generation in Presence of Unknown Values[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2015, 34(12): 2025-2038. DOI: 2025
LEO B. Random Forests[J]. Machine Learning, 2001, 45(1): 5-32. DOI: 5
WANG S, WEI W. An Efficient Unknown Blocking Scheme for Low Control Data Volume and High Observability[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2008, 27(11): 2039-2052. DOI: 2039
GEURTS P, ERNST D, WEHENKEL L. Extremely randomized trees[J]. Machine Learning, 2006, 63(1): 3-42. DOI: 3
RAJSKI W, RAJSKI J. Modular compactor of test responses[C]// 24th IEEE VLSI Test Symposium. Berkeley, California: IEEE Computer Society Press, 2006: 241-251.
BECKER BERND. Known unknowns — Knowledge in the presence of unknowns[C]//2016 17th Latin-American Test Symposium. Iguazu, Brazil: IEEE Computer Society Press, 2016: 1-1.