Implementation of IIR gaussian filter based on transport triggered architecture

YANG Mo-yang; JIANG Jian-fei; WANG Qin

Chinese

您当前的位置：

首页 >

文章列表页 >

Implementation of IIR gaussian filter based on transport triggered architecture

更新时间：2026-09-04

- Implementation of IIR gaussian filter based on transport triggered architecture
- Vol. 37, Issue 7, Pages: 21-24(2020)
- 作者机构：
  
  上海交通大学电子信息与电气工程学院,上海,200240
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2020
- 稿件说明：
移动端阅览
杨莫洋, 蒋剑飞, 王琴. 基于传输触发架构的IIR型高斯滤波实现[J]. 微电子学与计算机, 2020, 37(7): 21-24, 30.

YANG Mo-yang, JIANG Jian-fei, WANG Qin. Implementation of IIR gaussian filter based on transport triggered architecture[J]. 2020, 37(7): 21-24.
杨莫洋, 蒋剑飞, 王琴. 基于传输触发架构的IIR型高斯滤波实现[J]. 微电子学与计算机, 2020, 37(7): 21-24, 30. DOI：

YANG Mo-yang, JIANG Jian-fei, WANG Qin. Implementation of IIR gaussian filter based on transport triggered architecture[J]. 2020, 37(7): 21-24. DOI：

摘要

为了满足嵌入式领域需求，针对无限冲激响应(IIR)高斯滤波器，提出了一种定点化策略，能够有效地替代浮点数实现版本.为了进一步提高滤波速度，设计了一款传输触发架构(TTA)处理器，并针对该算法特点，定制特殊功能单元，优化存储结构.实验结果表明，对于大小为640×480的24位真彩图像，IIR型高斯滤波的TTA实现速度是通用DSP的4.12倍.

Abstract

In order to meet the needs of the embedded field

a fixed-point strategy is proposed for the infinite impulse response Gaussian filter

which can effectively replace the floating-point implementation version. In order to further improve the speed of filtering

a Transport Triggered Architecture processor is designed

and special function units are customized for the characteristics of the algorithm

and the storage structure is optimized. The experimental results show that for a 24-bit true color image with a size of 640×480

the Transport Triggered Architecture implementation speed of the IIR Gaussian filter is 4.12 times that of the general-purpose DSP.

关键词

Keywords

references

YOUNG I T, VLIET L J V. Recursive implementation of the Gaussian filter[J]. Signal Processing, 1995, 44(2):139-151. DOI: 139

CANNY J. A Computational Approach To Edge Detection[J]. IEEE Transactions on Pattern Analysis and Machine Intelligence, 1986, PAMI-8(6):679-698. DOI: 679

ESKO O, PEKKA J, HUERTA P, et al. Customized Exposed Datapath Soft-Core Design Flow with Compiler Support[C]// International Conference on Field Programmable Logic and Applications. Milano, Italy: IEEE Computer Society, 2010: 217-222.

RAMESH B, BHARDWAJ A, RICHARDSON J, et al. Optimization and evaluation of image- and signal-processing kernels on the TI C6678 multi-core DSP[C]// High Performance Extreme Computing Conference. Waltham, MA USA: IEEE, 2015: 1-6.

LAMPERT C H, WIRJADI O. Anisotropic Gaussian Filtering using Fixed Point Arithmetic[C]// 2006 International Conference on Image Processing. Atlanta, Georgia, USA: IEEE, 2007: 1565-1568.

TAN S, DALE J L, JOHNSTON A. Performance of three recursive algorithms for fast space-variant Gaussian filtering[J]. Real-Time Imaging, 2003, 9(3):215-228. DOI: 215

Chichester CORPORAAL H. Microprocessor Architectures - from VLIW to TTA[M]. Chichester :John Wiley % Sons, 1997:101-125. DOI: 101

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Lightweight countermeasures against Spectre attacks on the branch prediction unit

Implementation and verification of a dual-chain power gating strategy for low power design

A review of large model development: technological evolution from BERT to Deepseek

A high-efficiency charge pump for ultra-low voltage boost systems

Steganography model guided by attention mechanism and improved dense convolution

Related Author

No data

Related Institution

No data

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰