Design and implementation of 8B/10B parallel coding circuit for JESD204B protocol

WANG Jun-jie; WAN Shu-qin; JI Hui-cai; TAO Jian-zhong; YANG Yang

Chinese

您当前的位置：

首页 >

文章列表页 >

Design and implementation of 8B/10B parallel coding circuit for JESD204B protocol

更新时间：2026-09-04

- Design and implementation of 8B/10B parallel coding circuit for JESD204B protocol
- Vol. 37, Issue 6, Pages: 35-39(2020)
- 作者机构：
  
  1. 江南大学物联网工程学院,江苏,无锡,214122
  2. 中国电子科技集团公司第五十八研究所,江苏,无锡,214035
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2020
- 稿件说明：
移动端阅览
王俊杰, 万书芹, 季惠才, 陶建中, 杨阳. 一种用于JESD204B协议的8B/10B并行编码电路设计与实现[J]. 微电子学与计算机, 2020, 37(6): 35-39.

WANG Jun-jie, WAN Shu-qin, JI Hui-cai, et al. Design and implementation of 8B/10B parallel coding circuit for JESD204B protocol[J]. 2020, 37(6): 35-39.
王俊杰, 万书芹, 季惠才, 陶建中, 杨阳. 一种用于JESD204B协议的8B/10B并行编码电路设计与实现[J]. 微电子学与计算机, 2020, 37(6): 35-39. DOI：

WANG Jun-jie, WAN Shu-qin, JI Hui-cai, et al. Design and implementation of 8B/10B parallel coding circuit for JESD204B protocol[J]. 2020, 37(6): 35-39. DOI：

摘要

本文设计并实现了一种四路并行的8B/10B编码电路，通过了NCVerilog仿真验证，在某65 nm工艺库下工作频率可达405 MHz，可支持16.2 Gbps的串行数据传输速率，占用逻辑资源面积1832 m，并作为JESD204B协议中的8B/10B编码模块已应用于某高速ADC芯片的SerDes接口电路中.经实际电路测试，本设计达到了JESD204B协议标准的12.5 Gbps最高传输速率要求.

Abstract

This paper designs and implements a four-way parallel 8B/10B encoding circuit

which has been verified by NCVerilog simulation. It can work at 405 MHz under a 65-nm technology library

supporting 16.2 Gbps serial data transmission rate

occupying 1832m of logical resources. As the 8B/10B coding module in JESD204B protocol

it has been applied in the SerDes interface circuit of a high-speed ADC chip. The actual circuit test shows that the encoder meets the 12.5 Gbps maximum transmission rate requirement of JESD204B protocol standard.

关键词

Keywords

references

WIDMER A X, FRANASZEK P A.A DC-Balanced, Partitioned-Block, 8B/10B Transmission Code[J].IBM Journal of Research and Development, 1983, 27(5): 440-451. DOI: 440

YADAV S, PANDEY S, GUPTA A. Implementation of 8B/10B encoder-decoder for Gigabit Ethernet Frame[C]//2014 Eleventh International Conference on Wireless and Optical Communications Networks (WOCN).IEEE, 2014: 1-4.

常红, 柯导明, 孟坚, 等.新型8B/10B编码方案的设计与实现[J].计算机工程与应用, 2018(2): 87-90. DOI: 87

王方, 周璐, 张正璠.8B/10B编码器新型算法结构的设计与实现[J].微电子学与计算机, 2016, 33(10): 151-154. DOI: 151

李长庆, 程军, 李梁, 等.采用并行8b/10b编码的JESD204B接口发送端电路设计[J].微电子学与计算机, 2017, 34(8): 70-75. DOI: 70

霍兴华, 姚亚峰, 贾茜茜, 等.JESD204B接口协议中的8B10B编码器设计[J].电子器件, 2015, 38(5): 55-59. DOI: 55

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Microservices anomaly detection based on the correlation of monitoring metrics

A review of large model development: technological evolution from BERT to Deepseek

Research on assembly action recognition based on MSS-YOLO-MPHands fusion architecture

Aerial vehicle detection algorithm based on multi-scale fusion and small-object enhancement

Design of ultra-low power real-time clock circuits

Related Author

No data

Related Institution

No data

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰