A high-efficiency cache SEU fault tolerance method using bit selective placement and extended-FastTag

LIANG Xian-geng; GAO Ying-ke; HUA Geng-xin

Chinese

您当前的位置：

首页 >

文章列表页 >

A high-efficiency cache SEU fault tolerance method using bit selective placement and extended-FastTag

更新时间：2026-09-04

- A high-efficiency cache SEU fault tolerance method using bit selective placement and extended-FastTag
- Vol. 37, Issue 9, Pages: 37-42(2020)
- 作者机构：
  
  北京控制工程研究所,北京,100094
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2020
- 稿件说明：
移动端阅览
梁贤赓, 高瑛珂, 华更新. 一种高能效的比特重排序及扩展FastTag Cache 单粒子效应容错方法[J]. 微电子学与计算机, 2020, 37(9): 37-42.

LIANG Xian-geng, GAO Ying-ke, HUA Geng-xin. A high-efficiency cache SEU fault tolerance method using bit selective placement and extended-FastTag[J]. 2020, 37(9): 37-42.
梁贤赓, 高瑛珂, 华更新. 一种高能效的比特重排序及扩展FastTag Cache 单粒子效应容错方法[J]. 微电子学与计算机, 2020, 37(9): 37-42. DOI：

LIANG Xian-geng, GAO Ying-ke, HUA Geng-xin. A high-efficiency cache SEU fault tolerance method using bit selective placement and extended-FastTag[J]. 2020, 37(9): 37-42. DOI：

摘要

空间应用处理器Cache一直是抗辐射加固设计的薄弱环节，造成国产加固器件的Cache不能在轨应用，大大制约了空间应用处理器的性能.Cache中保存着处理器当前使用最频繁的指令和数据，Cache加固的效果，直接决定了空间应用处理器的抗单粒子翻转(SEU)能力.处理器缓存标签阵列(Cache Tag Array)是Cache系统的核心，传统SEC仅能对Tag单位错误进行纠正，邻位双错会引起误纠正，在组相连和全相连的Cache中会引起较大的面积功耗开销.本文设计了结合比特重排序技术和扩展FastTag技术的高能效Cache Tag容错方法，具有三方面特点：(1)扩展传统FastTag技术在写回Cache应用的局限性；(2)冗余码率与SEC一样的条件下，降低邻位双错的误纠正概率；(3)和传统SEC方法相比，降低容错带来的面积功耗开销.经过仿真与评估，与传统SEC容错设计相比，能效比得到提高.可以将邻位双错检测率提高70%左右；面积开销降低12.1%；功耗开销降低47.6%；关键路径延迟降低0.2 ns.

Abstract

Cache in the space application processor has always been a vulnerable spot in radiation-hardened design

which leads the Cache of domestic devices cannot be used in orbit. Cache stores the frequently used instructions and data

and the radiation-hardened effect of Cache directly determines the capability of anti-SEU of the space application processor. Tag Array is an important part in Cache

traditional SEC method used in which can only correct single bit error

and double adjacent bits error may cause false correction. Whats more

it will cause a large area and power overhead when used in set-associative and full-associative Cache. This paper designs an energy-efficient Cache Tag fault-tolerant method

which combines bit selective placement strategy and extended-FastTag. The proposed has three characteristics: (1) Extend the traditional FastTag technique to write-back Cache. (2) Improve the detection rate of double adjacent error with the same code redundancy rate compared to traditional SEC. (3) Reduce the area and power overhead caused by fault tolerance compared to traditional SEC. By simulation and evaluation

the energy efficiency ratio is improved compared to the traditional SEC method. The adjacent double error detection rate can be increased about 70%

and the area overhead is reduced by 12.1%

and the power consumption overhead is reduced by 47.6%

and the critical path delay is reduced about 0.2ns.

关键词

Keywords

references

AUSTIN T M. DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design[C]//Proc. MICRO 1999. Haifa, Israel, 1999.

CHENG Y, MA A G, WANG Y W, et al. SS-SERA: An improved framework for architectural level soft error reliability analysis[J]. J. Central South Univ., 2012, 19(11): 3129-3149. DOI: 3129

Singapore SCHRIMPF R D, FLEETWOOD D M. Radiation effects and soft errors in integrated circuits and electronic devices[M]. Singapore: World Scientific, 2004.

BAUMANN R C. Soft errors in advanced computer systems[J]. IEEE Des. Test. Comput., 2005, 22(3): 258-266. DOI: 258

HAMMING R W. Error detecting and error correcting codes[J]. Bell Syst. Tech. J., 1950, 29(2): 147-160. DOI: 147

SANCHEZ MACIAN A, REVIRIEGO P, MAESTRO J A. Enhanced Detection of Double and Triple Adjacent Errors in Hamming Codes Through Selective Bit Placement[J]. IEEE Transactions on Device and Materials Reliability, 2012, 12(2): 357-362. DOI: 357

SLAYMAN C. Cache and memory error detection, correction, reduction techniques for terrestrial servers and workstations[J]. IEEE Trans. Device Mater. Rel., 2005, 5 (3):397-404. DOI: 397

SATOH S, TOSAKA Y, WENDER S A. Geometric effect of multiple-bit soft errors induced by cosmic ray neutrons on DRAM's[J]. IEEE Electron Device Lett., 2000, 21(6):310-312. DOI: 310

KIM J, KIM S, LEE Y. SimTag: Exploiting tag bits similarity to improve the reliability of the data caches[C]//Proc. Des. Autom. Test Eur. Conf. Exhibit.[s.l.]. 2010: 941-944.

ZHANG W, GURUMURTHI M, KANDEMIR M, et al. ICR: In-cache replication for enhancing data cache reliability[C]//Proc. Int. Conf. Depend. Syst. Netw., San Francisco, USA, 2003: 291-300.

SRIDHARAN V, ASADI H, TAHOORI M B, et al. Reducing data cache susceptibility to soft errors[J]. IEEE Trans. Depend. Secure Comput, 2006, 3(4): 353-364. DOI: 353

WANG S, HU J, ZIACRAS S G. Replicating tag entries for reliability enhancement in cache tag arrays[J]. IEEE Trans. Very Large Scale Integr. Syst., 2012, 20(4): 643-654. DOI: 643

SHIVAKUMAR P, KISTLER M, KECKLER S. W, et al. Modeling the effect of technology trends on the soft error rate of combinational logic[C]//Proc. Int. Conf. Depend. Syst. Netw., Stockholm, Sweden, 2002: 389-398.

SADLER N N, SORIN D J. Choosing an error protection scheme for a microprocessor L1 data cache[C]//Proc. Int. Conf. Comput.[s.l]. 2006: 499-505.

Revised Edition.Xi'an WANG X M, XIAO G Z. Error Correction Codes: Principles and Methods[M]. Revised Edition.Xi'an: Xidian University Publisher, 2001.

REVIRIEGO P, PONTARELLI S, OTTAVI M, et al. FastTag: A Technique to Protect Cache Tags Against Soft Errors[J]. IEEE Transactions on Device and Materials Reliability, 2014, 14(3):935-937. DOI: 935

FARBEH H, MOZAFARI F, ZABIHI M, et al. RAW-Tag: Replicating in Altered Cache Ways for Correcting Multiple-Bit Errors in Tag Array[J]. IEEE Transactions on Dependable and Secure Computing, 2017:1. DOI: 1

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

A Method for Evaluating the SEU of ASIC Internal Memory

SEU-Tolerant Design for Digital Sun Sensor SoC

SEU Fault Injection System Design of SRAM-Based FPGA

Quasi-Three-Dimensional Simulation of MNU in SEU Hardened Storage Cells

A review of large model development: technological evolution from BERT to Deepseek

Related Author

ZHENG Hong-chao

YUE Su-ge

WANG Liang

JIAN Gui-zhou

CHU Fei

ZHAO Chang-bing

FU Fang-fa

XIAO Li-yi

Related Institution

Beijing Microelectronics Technology Institute

Microelectronics Center, Harbin Institute of Technology

Department of Designing, Beijing Microelectronics Technology Institute

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰