A bandgap reference source for buck DC-DC power management chip

WANG Hui; ZHANG Tao; LIU Jing

Chinese

您当前的位置：

首页 >

文章列表页 >

A bandgap reference source for buck DC-DC power management chip

更新时间：2026-09-04

- A bandgap reference source for buck DC-DC power management chip
- Vol. 37, Issue 10, Pages: 42-47(2020)
- 作者机构：
  
  武汉科技大学机构信息科学与工程学院,湖北,武汉,430081
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2020
- 稿件说明：
移动端阅览
王晖, 张涛, 刘劲. 一种用于Buck型DC-DC电源管理芯片的带隙基准源[J]. 微电子学与计算机, 2020, 37(10): 42-47.

WANG Hui, ZHANG Tao, LIU Jing. A bandgap reference source for buck DC-DC power management chip[J]. 2020, 37(10): 42-47.
王晖, 张涛, 刘劲. 一种用于Buck型DC-DC电源管理芯片的带隙基准源[J]. 微电子学与计算机, 2020, 37(10): 42-47. DOI：

WANG Hui, ZHANG Tao, LIU Jing. A bandgap reference source for buck DC-DC power management chip[J]. 2020, 37(10): 42-47. DOI：

摘要

针对广泛使用的Buck型DC-DC电源管理系统，出于带隙基准源产生的电压精度对系统输出影响的考虑，本文设计了一种带负反馈环路用于Buck(降压)型DC-DC电源管理芯片的基准电路.本文在对传统的基于BJT电压基准源的分析基础上，经过理论分析和模拟仿真，选用华虹0.18 μm BCD工艺，在-40℃~100℃的温度范围内进行仿真，当输入电压为5 V的时候，基准源的温度系数为4.9×10 ppm/℃，PSRR(电源抑制比)分别为-65.8 dB@dc，-40.2 dB@1.5 MHz，均表现出较好的性能.

Abstract

Aiming at the widely used Buck DC-DC power management system

a negative feedback loop for Buck DC-DC power management chip reference circuit is designed in this paper

considering the influence of the voltage accuracy generated by the bandgap reference source on the system output.Based on the analysis of the traditional BJT-based voltage reference source

this paper selects Huahong 0.18μm BCD process and performs simulation in the temperature range of -40℃ to 100℃. When the input voltage is 5 V

the temperature coefficient of the reference source is4.9×10ppm/℃

and power supply rejection ratio(PSRR) is -65.8 dB@dc

-40.2 dB@1.5 MHz

all of which show good performance.

关键词

Keywords

references

ZHOU Z X, LAI Q T, JIANG Y, et al.A high PSRR bandga preference[J].Microelectronics % Computer, 2019, 36(5):1-9. DOI: 1

BEHAZD RAZZVI.Design of analog CMOS integrated circuits[M].CHEN G C. Xi'an: Xi'an Jiaotong University Press, 2002: 309-315.

Nan Jing WU J, YAO J N, CHANG C Y.CMOS analog IP linear integrated circuit[M].Nan Jing: Southeast University Press, 2007:107-112. DOI: 107

HE Z W, JIANG Y F.Design of CMOS bandgap voltage reference circuit with high PSR[J].Modern Electronics Technique, 2014, 37(13):153-158. DOI: 153

WANG Y X, ZHU B.A CMOS bandgap reference for PWM control buck DC-DC converters[J].Chinese Journal of Electron Devices, 2013, 36(2):252-255. DOI: 252

XIE F, DAI Q Y.Design of a new CMOS integrated drop-out voltage-regulator IP block[J].Chinese Journal of Electron Devices, 2009, 6(9):1027-1030. DOI: 1027

ZHANG X Z, ZHANG T.A bandgap voltage reference with third‐order curvature compensation[J].Journal of Wuhan University of Science and Technology, 2015, 38(1):67-71. DOI: 67

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Design of ultra-low power real-time clock circuits

Lightweight countermeasures against Spectre attacks on the branch prediction unit

A feature-oriented context understanding and slice analysis network for tuberculosis detection

Research on the design of blockchain-based AI-generated content traceability framework

A review of large model development: technological evolution from BERT to Deepseek

Related Author

No data

Related Institution

No data

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰