A 2.8 GHz charge-pump phase locked loop in 90 nm CMOS

ZHOU Guo-fei; YANG Hong

Chinese

您当前的位置：

首页 >

文章列表页 >

A 2.8 GHz charge-pump phase locked loop in 90 nm CMOS

更新时间：2026-09-04

- A 2.8 GHz charge-pump phase locked loop in 90 nm CMOS
- Vol. 37, Issue 3, Pages: 55-59(2020)
- 作者机构：
  
  公安部第一研究所机构,北京,100044
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2020
- 稿件说明：
移动端阅览
周郭飞, 杨宏. 基于90 nm CMOS工艺2.8 GHz电荷泵锁相环的设计[J]. 微电子学与计算机, 2020, 37(3): 55-59.

ZHOU Guo-fei, YANG Hong. A 2.8 GHz charge-pump phase locked loop in 90 nm CMOS[J]. 2020, 37(3): 55-59.
周郭飞, 杨宏. 基于90 nm CMOS工艺2.8 GHz电荷泵锁相环的设计[J]. 微电子学与计算机, 2020, 37(3): 55-59. DOI：

ZHOU Guo-fei, YANG Hong. A 2.8 GHz charge-pump phase locked loop in 90 nm CMOS[J]. 2020, 37(3): 55-59. DOI：

摘要

为实现超宽带无线收发片上系统中低相位噪声、相互正交的两路本振信号，并避免高集成度环境下发射机中大功率载波信号对锁相环的牵引，本文采用SMIC 90 nm工艺设计了一款振荡频率二倍载波频率的电荷泵整数分频锁相环.实现过程中，本文提出了分别在鉴频鉴相器上开关控链路和下开关控制链路上插入传输门的方法，减小死区的同时降低电流失配对环路的影响；采用了低分频系数和高频率的参考信号方案改善了环路的相位噪声；采用了电容阵列的方式来校正压控振荡器方案以减小工艺偏差以及寄生参数对调谐范围的影响.本文完成锁相环版图设计后，提取了各模块的参数并进行了后仿真.SPECTRE仿真结果表明：该锁相环的相位噪声为-125 dBc/Hz@1MHz，且通过差分二分频可获得两路相互正交的本振信号.

Abstract

In the paper

a charge-pump phase clocked loop with low phase noise in 90nm CMOS

which is used to synthesis two quadrature local oscillator signals

is designed for a UWB transceiver SOC. In the implementation

this paper proposes a method of inserting a transmission gate on the switching link on the phase frequency detector to reduce the dead zone and the influence of the current mismatch. The low division factor and the high frequency reference signal improve the phase noise of the loop. A capacitor array is used to calibrate the voltage controlled oscillator to reduce process variations and the effects of parasitic parameters on the tuning range. After completing the phase-locked loop layout design

the parameters of each module are extracted and post-simulation is performed. The SPECTRE simulation results show that the phase noise of the phase-locked loop is -125dBc/Hz@1MHz

and quadrature signals are produced by the differential 2 divider.

关键词

Keywords

references

YANG C Y, DEHNG G K, HSU J M, et al. New dynamic flip-flops for high-speed dual-modulus Prescaler[J]. IEEE J. Solid-State Circuits. 1998, 33(10):1568-1571. DOI: 1568

LEE J S, KEEL M S, LIM S I, et al. Charge pump with perfect current matching characteristics in phase-locked loops[J]. IEE Electronics Letters, 2000, 36(23):1907-1908. DOI: 1907

ALI HAJIMIRI, THOMAS H LEE. Design Issues in CMOS Differential LC Oscillators[J]. IEEE Journal of solid-state circuits, 1999, 34(5):717-724. DOI: 717

刘奡.宽带PLL环路滤波器的设计[D].南京: 东南大学, 2006: 3-5.

CHIEN H. Charge pump for phase-locked loop[P]. United States Patent. 331/16, 20050083136.

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Implementation and verification of a dual-chain power gating strategy for low power design

Microservices anomaly detection based on the correlation of monitoring metrics

A review of large model development: technological evolution from BERT to Deepseek

Monte carlo analysis of V-layout trench SiC neutron detector

A high-efficiency charge pump for ultra-low voltage boost systems

Related Author

No data

Related Institution

No data

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰