Design and implementation of mixed radix reconfigurable Fast Fourier Transform processor

SONG Yu-kun; QU Shuang-shuang; XU Li-han; ZHANG Duo-li

Chinese

您当前的位置：

首页 >

文章列表页 >

Design and implementation of mixed radix reconfigurable Fast Fourier Transform processor

更新时间：2026-09-04

- Design and implementation of mixed radix reconfigurable Fast Fourier Transform processor
- Vol. 37, Issue 1, Pages: 87-92(2020)
- 作者机构：
  
  合肥工业大学电子科学与应用物理学院,安徽,合肥,230009
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2020
- 稿件说明：
移动端阅览
宋宇鲲, 曲双双, 徐礼晗, 张多利. 混合基可重构FFT处理器的设计与实现[J]. 微电子学与计算机, 2020, 37(1): 87-92, 98.

SONG Yu-kun, QU Shuang-shuang, XU Li-han, et al. Design and implementation of mixed radix reconfigurable Fast Fourier Transform processor[J]. 2020, 37(1): 87-92.
宋宇鲲, 曲双双, 徐礼晗, 张多利. 混合基可重构FFT处理器的设计与实现[J]. 微电子学与计算机, 2020, 37(1): 87-92, 98. DOI：

SONG Yu-kun, QU Shuang-shuang, XU Li-han, et al. Design and implementation of mixed radix reconfigurable Fast Fourier Transform processor[J]. 2020, 37(1): 87-92. DOI：

摘要

本文提出了一种新型混合基可重构FFT处理器，由支持基-2/3FFT的新型可重构蝶形单元和多路并行无冲突的存储器组成，实现了FFT过程中多路数据并行性和操作的连续性.本设计在TSMC28nm工艺下的最高频率为1.06GHz

同时在Xilinx的XC7V2000T FPGA芯片上搭建了混合基FFT处理器硬件测试系统.对混合基FFT处理器的FPGA硬件测试结果表明，本设计支持基-2、基-3和基-2/3混合模式FFT变换，且执行速度达到给定蝶乘器数量下的理论周期值，对单精度浮点数，混合基FFT处理器可提供10的结果精度.

Abstract

This paper presents a novel mixed radix reconfigurable FFT processor

which consists of a new reconfigurable butterfly unit supporting radix-2/3 FFT and multi-channel parallel collision-free memory

which implements multi-channel data parallelism and the continuity of the operation for FFT operation. The maximum frequency of this design is 1.06 GHz under the TSMC28nm process. At the same time

the mixed radix FFT processor hardware test system based on the Xilinxs XC7V2000T FPGA chip completes performance verification. The results shows that the design supports FFT operations for radix-2 mode

radix-3 mode and radix-2/3 mixed mode

and the execution speed reaches the theoretical period value under the given number of butterfly multipliers. For single-precision floating-point numbers

mixed radix FFT processor provides a result accuracy of 10.

关键词

Keywords

references

SHI X Y, LIU Y Q, CHOU H R. 48-Mode Reconfigurable Design of SDF FFT Hardware Architecture Using Radix-32 and Radix-23 Design Approaches[J]. IEEE Transactions On Circuits And Systems-I: Regular Papers, 2017, 64(4): 1456 - 1467.DOI:10.1109/TCSI.2017.2654451.

SUZUKIY, SONET, KIDOKI. New FFT algorithm of radix-3, 6, AND 12[J]. IEEE Transactions on Acoustics, Speech and Signal Processing, 1986, 34(2): 380-383. DOI: 380

BHAGAT D, MERGLER H W. A high-performance microprocessor-based FFT processor[J]. IEEE Trans. Very Large Scale Integration. (VLSI) Syst., 2016, 24(9):3008-3012. DOI: 3008

LUZ A G DA, COSTA E A DA, GHISSONI S. Reducing power consumption in FFT architectures by using heuristic-based algorithms for the ordering of the twiddle factors[C]//Proc. IEEE 3rd Latin Amer. Symp. Circuits Syst.(LASCAS) 2012, [S.L].2012: 1-4.

HUANG S J, CHEN S.A high-throughput radix-16 FFT processor with parallel and normal input/output ordering for IEEE 802.15.3c systems[J]. IEEE Transactions on Circuits and System I: Regular Papers, 2012, 59(8):1752-1765. DOI: 1752

高祥武, 雷宏, 杨汝良.合成孔径雷达聚束模式合成孔径长度研究[J].电子与信息学报, 2004, 26(6): 953-958. DOI: 953

朱冰莲, 孔杰.高效复数流水蝶形计算单元的FPGA实现[J].电子测量与仪器学报, 2005, 19(4): 77-80. DOI: 77

JONEWOOK S, EARL E. Improved architectures for a floating-point fused dot product unit[C]//IEEE Symposium on Computer Arithmetic, Austin. USA, 2013: 41-48.

杨军, 郭跃东, 丁俊.一种高速实时浮点蝶形运算单元的设计与实现[J].仪器仪表学报, 2010, 31(3):519-524. DOI: 519

王旭东, 刘渝.一种基于FFT的超宽带数字正交变换算法及实现[J].仪器仪表学报, 2008, 29(8): 1714-1718. DOI: 1714

吕倩, 苏涛.基于改进型快速双线性参数估计的复杂运动目标ISAR成像[J].电子与信息学报, 2016, 38(9): 2301-2308. DOI: 2301

ABER M A, MASSICOTTE D.A new FFT concept for efficient VLSI implementation: Part Ⅰ-Butterfly processing element[C]//16th International Conference on Digital Signal Processing. Santorini-Hellas, 2009.

宗皓.聚束模式弹载SAR成像及抗干扰[D].成都: 电子科技大学, 2014.

王靖琰, 曹新民.混合基FFT处理器的设计与Verilog实现[J].中国科技论文在线精品论文, 2008, 1(10):1128-1135.http://www.paper.edu.cn/releasepaper/content/200802-267. DOI: 1128

方波.基于改进CORDIC算法的FFT处理器设计与研究[D].广州: 华南理工大学, 2013.

禹霁阳, 李阳, 黄丹, 等.一种高性能单精度浮点基-3蝶形运算单元的设计与实现[J].仪器仪表学报, 2010, 31(12): 2676-2681. DOI: 2676

杨学鹏.异构多核SoC中大点数FFT加速单元的实现[D].安徽: 合肥工业大学, 2013.

陈杰男, 费超, 袁建生.超高速全并行快速傅里叶变换器[J].电子与信息学报, 2016, 38(9): 2410-2414. DOI: 2410

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

High gain stability high temperature operational amplifier based on reverse body bias

A high-efficiency charge pump for ultra-low voltage boost systems

Steganography model guided by attention mechanism and improved dense convolution

Aerial small object detection algorithm based on improved RT-DETR

A review of large model development: technological evolution from BERT to Deepseek

Related Author

No data

Related Institution

No data

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰