LIU Jie, WANG Xuan, GONG Ke, et al. Sub-picosecond level clock jitter measurement technique based on ADC noise distribution[J]. 2020, 37(3): 71-75.DOI:
Sub-picosecond level clock jitter measurement technique based on ADC noise distribution
For the affection of clock jitter on signal-to-noise ratio (SNR)
a novel technique of measuring sub-picosecond level clock jitter based on ADC noise distribution is proposed. By modeling the sampling error of ADC
the mathematical formula of sampling error caused by clock jitter was observed. It also presented the highest frequency of sampled signal limited by SNR. For the different determinant of sampling noise
the measure of sub-picosecond level clock jitter by two frequency sampling was observed. All the conclusions were verified by simulation and test. The results show the test error is less than 10fS in clock jitter measurement up to a signal frequency of 1.6GHz
which indicated that the proposed method had a characterization of easy operation and high resolution.
关键词
Keywords
references
JOSHUA LIANG, ALI SHEIHOLESLAMI, HIROTAKA TAMURA, et al.On-chip jitter measurement using jitter injection in a 28Gb/s PI-Based CDR[J]. IEEE Journal of Solid-state Circuits, 2018, 53(3): 750-761. DOI: 750
JOSHUA LIANG, CURTIS R. MENYUK. Computation of the timing jitter, phase jitter, and line width of a similariton[J]. Journal of Optical Society of America B, 2018, 35(5): 1200-1210. DOI: 1200
HEYDARI P. Analysis of the PLL jitter due to power/ground and substrate noise[J]. IEEE Trans on Circuits and Systems I, 2004, 51(12):2404-2416. DOI: 2404
ALFIO ZANCHI, CARLO SAMORI. Analysis and characterization of the effects of clock jitter in A/D convers for subsampling[J]. IEEE Transactions on Circuits and systems, 2008, 55(2): 522-534. DOI: 522
DEMIR A. Computing timing jitter from phase noise spectra for oscillators and phse-locked loops with white and 1/f noise[J]. IEEE Trans on Circuits and Systems I, 2006, 53(9):1869-1884. DOI: 1869