您当前的位置:
首页 >
文章列表页 >
Sub-picosecond level clock jitter measurement technique based on ADC noise distribution
更新时间:2026-09-04
    • Sub-picosecond level clock jitter measurement technique based on ADC noise distribution

    • Vol. 37, Issue 3, Pages: 71-75(2020)
    • Published:2020

    移动端阅览

  • LIU Jie, WANG Xuan, GONG Ke, et al. Sub-picosecond level clock jitter measurement technique based on ADC noise distribution[J]. 2020, 37(3): 71-75. DOI:

  •  
  •  
icon
试读结束,您可以激活您的VIP账号继续阅读。
去激活 >
icon
试读结束,您可以通过登录账户,到个人中心,购买VIP会员阅读全文。
已是VIP会员?
去登录 >

0

Views

25

下载量

0

CSCD

Alert me when the article has been cited
提交
Tools
Download
Export Citation
Share
Add to favorites
Add to my album

Related Articles

Design of a Low-power multiplying DLL
A review of large model development: technological evolution from BERT to Deepseek
Lightweight countermeasures against Spectre attacks on the branch prediction unit
A high-efficiency charge pump for ultra-low voltage boost systems
A feature-oriented context understanding and slice analysis network for tuberculosis detection

Related Author

ZHU Rongzhen
PAN Yijie
TANG Zhong

Related Institution

No data
0