Design of low cost ∑△ ADC digital decimation filter

ZHONG Yanqing; TIAN Yi; LI Jixiu; LIU Mou; ZHANG Xingcheng; MENG Zhen; CHEN Hua; YAN Yuepeng

Chinese

您当前的位置：

首页 >

文章列表页 >

Design of low cost ∑△ ADC digital decimation filter

更新时间：2026-09-04

- Design of low cost ∑△ ADC digital decimation filter
- Vol. 38, Issue 8, Pages: 59-65(2021)
- 作者机构：
  
  中国科学院机构微电子研究所,北京,100029
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2021
- 稿件说明：
移动端阅览
钟燕清, 田易, 李继秀, 刘谋, 张兴成, 孟真, 陈华, 阎跃鹏. 低成本的∑△ ADC数字抽取滤波器设计[J]. 微电子学与计算机, 2021, 38(8): 59-65.

ZHONG Yanqing, TIAN Yi, LI Jixiu, et al. Design of low cost ∑△ ADC digital decimation filter[J]. 2021, 38(8): 59-65.
钟燕清, 田易, 李继秀, 刘谋, 张兴成, 孟真, 陈华, 阎跃鹏. 低成本的∑△ ADC数字抽取滤波器设计[J]. 微电子学与计算机, 2021, 38(8): 59-65. DOI：

ZHONG Yanqing, TIAN Yi, LI Jixiu, et al. Design of low cost ∑△ ADC digital decimation filter[J]. 2021, 38(8): 59-65. DOI：

摘要

设计了一种低成本的64倍降采样数字抽取滤波器，对∑△ ADC的输出码流进行滤波和抽取.为节省面积和保证稳定性，首先选用2抽取级联的滤波器实现方式; 其次对单级滤波器进行结构优化，采用更省面积的折叠转置结构; 在此基础上对系数相乘与加法部分进行了系数优化和公共项提取; 最后采用Modelsim进行了电路仿真，验证了功能.通过优化，可降低寄存器和加法器的使用至优化前的59%和35%，资源优化率达到了41%和65%.数字抽取滤波器采用SMIC 0.18 μm CMOS工艺实现，工作电压3.3 V，芯片面积为1.13 mm*0.36 mm，功耗为5.3 mW.芯片功能测试结果表明：∑△ ADC数字抽取滤波器工作正常，是一种兼顾面积和功耗的设计电路.

Abstract

A low-cost 64 times down sampling digital decimation filter is designed to filter and extract the output stream of ∑△ ADC. In order to save the area and ensure stability

a two-decimation cascaded filter type is selected firstly. Secondly

the structure of the single-stage filter is optimized

and the folded transposition structure with less area is adopted; on this basis

the coefficient optimization and common term extraction of the coefficient multiplication and addition part are carried out. Finally

the circuit simulation and function verification are carried out with Modelsim. Through optimization

the cost of registers and adders can be reduced to 59% and 35% versus before optimization

which means the resource optimization rate can reach 41% and 65%. The digital decimation filter is implemented in SMIC 0.18 μm CMOS process. The operating voltage is 3.3 V

the chip area is 1.13 mm * 0.36 mm

and the power consumption is 5.3 mw. The results of chip function test show that the sigma delta ADC digital decimation filter works normally

and it is a design circuit that takes into account the area and power consumption.

关键词

Keywords

references

居水荣, 刘晨威, 华秀琴, 等. 一种采用开关电容分割结构的分辨率可配置SAR ADC[J]. 半导体技术, 2019, 44(7): 500-505. DOI: 10.13290/j.cnki.bdtjs.2019.07.003. JU S R, LIU C W, HUA X Q, et al. A resolution reconfigurable SAR ADC using switching capacitor splitting structure[J]. Semiconductor Technology, 2019, 44(7): 500-505. DOI: 10.13290/j.cnki.bdtjs.2019.07.003.

BULL D R, HORROCKS D H. Primitive operator digital filters[J]. IEE Proceedings G (Circuits, Devices and Systems), 1991, 138(3): 401-412. DOI: 10.1049/ip-g-2.1991.0066.

WINSER ALEXANDER, CRANOS WILLIAMS. Implementation of discrete time systems[A]. Digital Signal Processing[M]. Academic Press, 2017: 277-350.

DEMPSTER A G, MACLEOD M D. Constant integer multiplication using minimum adders[J]. IEE Proceedings - Circuits, Devices and Systems, 1994, 141(5): 407-413. DOI: 10.1049/ip-cds:19941191.

高原. 高速高精度可配置sigma-delta ADC设计[D]. 哈尔滨: 哈尔滨工业大学, 2019: 6. DOI: 10.27061/d.cnki.ghgdu.2019.004585. GAO Y. The design of configurable sigma-delta ADC with wide bandwidth and high resolution[D]. Harbin: Harbin Institute of Technology, 2019: 6. DOI: 10.27061/d.cnki.ghgdu.2019.004585.

钟燕清, 赵丽, 王建明. 一种无线传感器网络接收机前端滤波器设计与实现[J]. 传感技术学报, 2009, 22(7): 1034-1039. DOI: 10.3969/j.issn.1004-1699.2009.07.024. ZHONG Y Q, ZHAO L, WANG J M. Design and implementation of receiver front-end filter in wireless sensor networks[J]. Chinese Journal of Sensors and Actuators, 2009, 22(7): 1034-1039. DOI: 10.3969/j.issn.1004-1699.2009.07.024.

CROCHIERE R E, RABINER L R. Interpolation and decimation of digital signals-A tutorial review[J]. Proceedings of the IEEE, 1981, 69(3): 300-331. DOI: 10.1109/PROC.1981.11969.

MARTINEZ-PEIRO M, BOEMO E I, WANHAMMAR L. Design of high-speed multiplierless filters using a nonrecursive signed common subexpression algorithm[J]. IEEE Transactions on Circuits and Systems Ⅱ: Analog and Digital Signal Processing, 2002, 49(3): 196-203. DOI: 10.1109/TCSⅡ.2002.1013866.

杨明名, 辛维, 李洪奇, 等. 一种用于MEMS数字检波器的SINC抽取滤波器优化设计与FPGA高效实现[J]. 地球物理学进展, 2014, 29(5): 2430-2436. DOI: 10.6038/pg20140566. YANG M M, XIN W, LI H Q, et al. A high-performance design of SINC decimation filter for MEMS geophones[J]. Progress in Geophysics, 2014, 29(5): 2430-2436. DOI: 10.6038/pg20140566.

GAO Y H, JIA L H, ISOAHO J, et al. A comparison design of comb decimators for sigma-delta analog-to-digital converters[J]. Analog Integrated Circuits and Signal Processing, 2000, 22(1): 51-60. DOI: 10.1023/A:1008372010560.

HOGENAUER E B. An economical class of digital filters for decimation and interpolation[J]. IEEE Transactions on Acoustics, Speech, and Signal Processing, 1981, 29(2): 155-162. DOI: 10.1109/TASSP.1981.1163535.

易婷, 方杰, 洪志良. 14位1.5625 MHz的ΣΔA/D中的降采样低通滤波器的设计[J]. 固体电子学研究与进展, 2004, 24(4): 455-460. DOI: 10.3969/j.issn.1000-3819.2004.04.010. YI T, FANG J, HONG Z L. Design of the decimation low pass filter used in a 14-b 1.5625 MHz sigma-delta A/D converter[J]. Research % Progress of SSE, 2004, 24(4): 455-460. DOI: 10.3969/j.issn.1000-3819.2004.04.010.

JOHN B, WAGNER F, KRAUTSCHNEIDER W H. Comparison of decimation filter architectures for a sigma-delta analog to digital converter[C]. IEEE Student Conference, IEEE, 2012.

ABOUSHADY H, DUMONTEIX Y, LOU?RAT M M, et al. Efficient polyphase decomposition of Comb decimation filters in ΣΔ analog-to-digital converters[J]. IEEE Transactions on Circuits and Systems Ⅱ Analog and Digital Signal Processing, 2001.11, 48(10): 898-903 DOI: 898

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Simulation on the DC characteristics of double heterojunction p-GaN HEMT with AlN/GaN hybrid buffer layer

A high-efficiency charge pump for ultra-low voltage boost systems

Aerial vehicle detection algorithm based on multi-scale fusion and small-object enhancement

A review of large model development: technological evolution from BERT to Deepseek

Design of ultra-low power real-time clock circuits

Related Author

No data

Related Institution

No data

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰