LI Yang-jun, YANG Yan-jun, CHEN Ming, et al. A low power CMOS current reference with process-insensitive temperature compensation[J]. 2021, 38(2): 62-65.
LI Yang-jun, YANG Yan-jun, CHEN Ming, et al. A low power CMOS current reference with process-insensitive temperature compensation[J]. 2021, 38(2): 62-65.DOI:
A low power CMOS current reference with process-insensitive temperature compensation
In order to reduce the influence of process on temperature coefficient of current reference
a CTAT voltage generation circuit is proposed in this paper
which can generate CTAT voltage with temperature coefficient insensitive to process. Combined with on-chip resistor which has process-independent temperature coefficient
a current reference with process compensation is designed. The proposed current reference is designed based on 0.18 m CMOS technology with the power supply of 1.8 V
and the layout area is 100 m*130 m. Post-simulation results show that the current reference consumes 162nA and the output current is 32.5 nA at tt corner. Within the temperature range of -40~125℃
the temperature coefficients at tt
ff and ss corner are 39 ppm/℃
45 ppm/℃ and 35 ppm/℃
respectively.
关键词
Keywords
references
GREGOIRE B R, MOON U K. Process-independent resistor temperature-coefficients using series/parallel and parallel/series composite resistors[C]//2007 IEEE International Symposium on Circuits and Systems. New Orleans: IEEE, 2007: 2826-2829. DOI: 10.1109/ISCAS.2007.378760.
FILANOVSKY I M, ALLAM A. Mutual compensation of mobility and threshold voltage temperature effects with applications in CMOS circuits[J]. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 2001, 48(7): 876-884. DOI: 10.1109/81.933328.
BADILLO D A. 1.5V CMOS current reference with extended temperature operating range[C]//2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No. 02CH37353). Phoenix-Scottsdale: IEEE, 2002: Ⅲ. DOI: 10.1109/ISCAS.2002.1010194.
CHOUHAN S S, HALONEN K. A 0.67-?W 177-ppm/℃ All-MOS current reference circuit in a 0.18-?m CMOS technology[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2016, 63(8): 723-727. DOI: 10.1109/TCSII.2016.2531158.
Oxford TSIVIDIS Y, MCANDREW C. Operation and modeling of the MOS transistor[M]. Oxford: Oxford University Press, 2011.
FIORI F, CROVETTI P S. A new compact temperature-compensated CMOS current reference[J]. IEEE Transactions on Circuits and Systems II: Express Briefs, 2005, 52(11): 724-728. DOI: 10.1109/TCSII.2005.852529.
BENDALI A, AUDET Y. A 1-V CMOS current reference with temperature and process compensation[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2007, 54(7): 1424-1429. DOI: 10.1109/TCSI.2007.900176.