An effective converter to translate XDL netlist description file into directed hyper-graph

LENG Ming; SUN Ling-yu; GUO Chen

Chinese

您当前的位置：

首页 >

文章列表页 >

An effective converter to translate XDL netlist description file into directed hyper-graph

更新时间：2026-09-04

- An effective converter to translate XDL netlist description file into directed hyper-graph
- Vol. 38, Issue 2, Pages: 66-71(2021)
- 作者机构：
  
  井冈山大学机构电子与信息工程学院计算机科学系,江西,吉安,343009
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2021
- 稿件说明：
移动端阅览
冷明, 孙凌宇, 郭晨. 一种XDL网表电路到有向超图的转换系统[J]. 微电子学与计算机, 2021, 38(2): 66-71.

LENG Ming, SUN Ling-yu, GUO Chen. An effective converter to translate XDL netlist description file into directed hyper-graph[J]. 2021, 38(2): 66-71.
冷明, 孙凌宇, 郭晨. 一种XDL网表电路到有向超图的转换系统[J]. 微电子学与计算机, 2021, 38(2): 66-71. DOI：

LENG Ming, SUN Ling-yu, GUO Chen. An effective converter to translate XDL netlist description file into directed hyper-graph[J]. 2021, 38(2): 66-71. DOI：

摘要

FPGA电路网表的XDL描述文件，不仅能通过解析来抽取FPGA设计的Inst电路单元和Net电路信号，而且能用于构建FPGA电路网表中信号传播的抽象数学模型.本文通过有向超图来构建FPGA电路网表中信号的前向拓扑关系，其中FPGA电路单元的有效管脚表示为超图结点，管脚间的外部连线、管脚内的电路逻辑功能表示为有向超边.进而，本文阐述了XDL网表级电路描述文件到有向超图的转换流程，给出了XDL网表级电路描述文件编译所需的EBNF表达式、XDL网表级电路到有向超图的转换算法.最后，本文基于RapidSmith开源软件和Java语言实现了转换系统，并选用基于Xilinx公司的Virtex-4型号FPGA的测试用例，实现了XDL网表级电路描述文件转换至有向超图，验证了XDL网表级电路描述文件到有向超图转换系统的有效性和正确性.

Abstract

The XDL netlist description file of the FPGA is not only used to parse for the extraction of the instance and net inside FPGA design

but also used to translate into the general abstract signal propagation model of FPGA netlist. In this paper

the directed hyper-graph is used to describe the FPGA internal signal forward topology

whose vertex can be considered as the in-use pin of instance and directed hyper-edge can be represented as the net connection or the instance function between the in-use pins of instance. Furthermore

this paper not only presents the workflow of the converter to translate XDL netlist description file into directed hyper-graph

but also gives the EBNF expression of the XDL compiler and the translate algorithm of directed hyper-graph. Finally

this paper implements the converter in Windows OS and JAVA based on the source code of RapidSmith software. The experiment of the test bench of Xilinx′s Virtex-4 shows that the converter could translate XDL netlist description file into directed hyper-graph. The correctness and effectiveness of the converter based on the translate algorithm of directed hyper-graph is also proved by the experiment.

关键词

Keywords

references

KARYPIS G, KUMAR V. HMetis 1.5.3: A Hypergraph Partitioning Package[R]. Technical report, Department of Computer Science, University of Minnesota, 1998.Available on the WWW at URL http://www.cs.umn.edu/Metis.

YIN R K, TAO Y L. Data structure[D]: Beijing: Tsinghua Univerisity Press, 1999: 30-35.

YUAN J L. Soft error sensitivity analysis of SRAM-based FPGA based on XDL[D]. Changsha: National University of Defense Technology, 2015.

LAVIN C, PADILLA M, LAMPRECHT J, et al. RapidSmith: do-it-yourself CAD tools for Xilinx FPGAs[C]//Proceedings of the 21st International Conference on Field Programmable Logic and Applications. Chania, Greece: IEEE, 2011: 349-355. DOI: 10.1109/FPL.2011.69.

WANG B. Investigation of single event effects induced by heavy ions in micro/nano SRAM devices[D]: Lanzhou: Institute Of Modern Physics, Chinese Academy of Sciences, 2017.

LIU J F. Research on the Soft Error Rate Calculation for SRAM-based FPGA[D]: Xi'an: Xidian University, 2017.

BECKHOFF C, KOCH D, TORRESEN J. The Xilinx design language (XDL): tutorial and use cases[C]//Proceedings of the 6th International Workshop on Reconfigurable Communication-centric Systems-on-Chip. Montpellier, France: IEEE, 2011: 1-8. DOI: 10.1109/ReCoSoC.2011.5981545.

BRYANT R E. Graph-based algorithms for Boolean function manipulation[J]. IEEE Transactions on Computers, 1986, C-35(8): 677-691. DOI: 10.1109/TC.1986.1676819.

LENG M, SUN L Y, GUO K Q, et al. An effective converter to translate VLSI Design into hypergraph[J]. Microelectronics % Computer, 2012, 29(2): 7-12. DOI: 10.19304/j.cnki.issn1000- 7180.2012.02.002.

ITRS. International Technology Roadmap for Semiconductors (ITRS) Update Overview[R]. Washington, DC: Semiconductor Industry Association, 2019, Available http://www.itrs2.net/.

LENG M, SUN L Y, GUO K Q, et al. An effective algorithm for converting ISPD98 netlist into hypergraph[J]. Microelectronics % Computer, 2011, 28(9): 111-114. DOI: 10.19304/j.cnki.issn1000-7180.2011.09.029.

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Aerial small object detection algorithm based on improved RT-DETR

Steganography model guided by attention mechanism and improved dense convolution

Design of ultra-low power real-time clock circuits

Research on the design of blockchain-based AI-generated content traceability framework

Research on assembly action recognition based on MSS-YOLO-MPHands fusion architecture

Related Author

No data

Related Institution

No data

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰