Design of novel CMOS majority logic gate

ZHANG Nan; WANG Yan; GUO Jing

Chinese

您当前的位置：

首页 >

文章列表页 >

Design of novel CMOS majority logic gate

更新时间：2026-09-04

- Design of novel CMOS majority logic gate
- Vol. 38, Issue 2, Pages: 77-82(2021)
- 作者机构：
  
  中北大学机构电子测试技术国防重点实验室,山西,太原,030051
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2021
- 稿件说明：
移动端阅览
张楠, 王艳, 郭靖. 新型CMOS大数逻辑门电路的设计[J]. 微电子学与计算机, 2021, 38(2): 77-82.

ZHANG Nan, WANG Yan, GUO Jing. Design of novel CMOS majority logic gate[J]. 2021, 38(2): 77-82.
张楠, 王艳, 郭靖. 新型CMOS大数逻辑门电路的设计[J]. 微电子学与计算机, 2021, 38(2): 77-82. DOI：

ZHANG Nan, WANG Yan, GUO Jing. Design of novel CMOS majority logic gate[J]. 2021, 38(2): 77-82. DOI：

摘要

一步大数逻辑可译码(One-Step Majority Logic Decodable，OS-MLD)可用来促进存储器恢复单粒子翻转引起的软错误.其中，大数逻辑门(Majority Logic Gate，MLG)在译码电路中起着非常重要的作用，然而目前已提出的MLG电路需要极大的硬件开销.针对这一问题，本文提出一种新型MLG电路，该电路由PMOS管构成的上拉网络、NMOS管构成的下拉网络以及一个反相器构成.利用Cadence软件进行仿真验证可知，该电路不仅能够实现正常的大数逻辑功能，在功耗、延时、面积等性能指标方面也均优于现有的电路结构.同时，将所设计的MLG应用到OS-MLD中，结果表明，所提出的MLG对于该编码应用是有效的.

Abstract

One-Step Majority Logic Decodable (OS-MLD) can be used to protect memory from soft errors caused by single-particle flips in where Majority Logic Gate (MLG) plays an important role in the decoders. However

the existing MLG circuits require more hardware overhead. This paper proposes a new type of MLG circuit which consists of a PMOS pull-up network

an NMOS pull-down network

and an inverter. Simulation verification with Cadence software shows that the proposed circuits not only correctly perform majority logic

but also feature lower overhead in terms of power consumption

delay

and area

compared with the existing MLG circuits. At the same time

the designed MLG is applied to OS-MLD

and the results show that the proposed MLG is effective for this coding application.

关键词

Keywords

references

CORMEN T H, LEISERSON C E, RIVEST R L, et al. Introduction to algorithms[M]. 2nd ed. PAN J G, GU T C, LI C F, et al., trans. Beijing: China Machine Press, 2006: 433-442.

LIN S, COSTELLO JR D J. Error control coding: fundamentals and applications[M]. 2nd ed. Englewood Cliffs, NJ, USA: Prentice Hall, 2004.

LI J Q. Design of hardened memory against mbu based on orthogonal latin square codes[D]. Harbin: Harbin Institute of Technology, 2014.

SUN Y, GUO J, ZHU L. Design of majority logic gate circuitry based on sorting networks[J]. Microelectronics % Computer, 2016, 33(6): 123-125. DOI: 10.19304/j.cnki.issn1000-7180.2016.06.028.

LIU S S. Research on hardened design for memories against seu based on error correction codes[D]. Harbin: Harbin Institute of Technology, 2017.

NAEIMI H, DEHON A. Fault secure encoder and decoder for NanoMemory applications[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2009, 17(4): 473-486. DOI: 10.1109/TVLSI.2008.2009217.

DONG L. Design of radiation hardened error detection and correction circuit based on OLS code[J]. Application of Electronic Technique, 2016, 42(10): 44-46. DOI: 10.16157/j.issn.0258-7998.2016.10.010.

QI C H. Research on CMOS storage cell circuits design for single event upset tolerance[D]. Harbin: Harbin Institute of Technology, 2018.

LIU S F, REVIRIEGO P, MAESTRO J A. Efficient majority logic fault detection with difference-set codes for memory applications[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2012, 20(1): 148-156. DOI: 10.1109/TVLSI.2010.2091432.

LIN S, COSTELLO JR D J. Error control coding[M]. 2nd ed. YAN J, HE Y Z, PAN Y H, trans. Beijing: China Machine Press, 2007: 57-209.

NAMBA K, LOMBARDI F. A single and adjacent symbol error-correcting parallel decoder for Reed-Solomon codes[J]. IEEE Transactions on Device and Materials Reliability, 2015, 15(1): 75-81. DOI: 10.1109/TDMR.2014.2379513.

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Soft error sensitivity estimation of single event multi-transient induced combination circuits

Design of Majority Logic Gate Circuitry Based on Sorting Networks

Aerial vehicle detection algorithm based on multi-scale fusion and small-object enhancement

Simulation on the DC characteristics of double heterojunction p-GaN HEMT with AlN/GaN hybrid buffer layer

A review of large model development: technological evolution from BERT to Deepseek

Related Author

E Chang-jiang

LI Shao-fu

QI Yi-ke

SUN Yu

GUO Jing

ZHU Lei

Related Institution

School of information engineering, Southwest University of Science and Technology

The Fifth Institute of Electronics of Ministry of Industry and Information Technology

Key Laboratory of Electronic Testing Technology, and Ministry of Education Key Laboratory of Instrumentation Science and Dynamic Testing, North University of China

School of Communication and Electronic Engineering, Qiqihaer University, Qiqihaer

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰