Research on four redundancy flight control computer with variable redundancy architecture

CHEN Xi; GAO Yang; QU Xi; WU Ming; FAN Guangtao

Chinese

您当前的位置：

首页 >

文章列表页 >

Research on four redundancy flight control computer with variable redundancy architecture

更新时间：2026-09-04

- Research on four redundancy flight control computer with variable redundancy architecture
- Vol. 38, Issue 9, Pages: 67-73(2021)
- 作者机构：
  
  西安微电子技术研究所,陕西,西安,710054
- 作者简介：
- 基金信息：
- DOI：
  CLC：
- Published：2021
- 稿件说明：
移动端阅览
陈茜, 高扬, 曲翕, 吴铭, 樊光焘. 可变冗余架构四余度飞管计算机技术研究[J]. 微电子学与计算机, 2021, 38(9): 67-73.

CHEN Xi, GAO Yang, QU Xi, et al. Research on four redundancy flight control computer with variable redundancy architecture[J]. 2021, 38(9): 67-73.
陈茜, 高扬, 曲翕, 吴铭, 樊光焘. 可变冗余架构四余度飞管计算机技术研究[J]. 微电子学与计算机, 2021, 38(9): 67-73. DOI：

CHEN Xi, GAO Yang, QU Xi, et al. Research on four redundancy flight control computer with variable redundancy architecture[J]. 2021, 38(9): 67-73. DOI：

摘要

飞管计算机作为空天飞机关键电子产品，全程参与飞行器的飞行控制.针对其强实时性、高可靠性、抗辐照、长寿命的特点，提出了一种结合自检测(BIT)技术、当班表决技术的可变冗余架构四余度计算机技术，可以通过故障检测、自恢复、当班权控制、多模表决等技术实现不同的冗余架构管理.结合工程实践，从飞管计算机的系统架构出发，分析了两种四余度架构模式；通过自检测技术快速进行故障检测和定位，进而利用当班表决实现四余度的升降级管理与重构.通过建立可靠性模型进行分析，四模并联模式5年(约4.5万小时)的可靠度高达0.995.该技术已成功应用于某天地往返飞行器.

Abstract

As a key electronic product of space aircraft

flight control computer participates in the flight control of aircraft throughout the process

which has the characteristics of strong real-time performance

high reliability

radiation resistance and long life. A variable redundancy architecture four-redundancy computer technology is proposed

which combines the self-detection (BIT) technology and on-duty voting technology. It can realize different redundancy architecture management through fault detection

self-recovery

on-duty control

multi-mode voting and other technologies. Combined with the engineering practice

two four-redundancy architecture modes are analyzed from the system architecture of the flight control computer. Through the self-detection technology

the fault detection and location can be carried out quickly

and then the promotion and degradation management and reconstruction of the four-redundancy can be realized by the on-duty voting

and the reliability model can be established for the analysis. The reliability of four-mode parallel mode in 5 years (about 45

000 hours) is as high as 0.995. The technology has been successfully applied to a space shuttle.

关键词

Keywords

references

陈超. 三机二冗余的实时嵌入式容错系统研究[J]. 航天控制, 2008, 26(6): 82-85. DOI: 10.16804/j.cnki.issn1006-3242.2008.06.018. CHEN C. Research on real-time fault-tolerant em-bedded system for two redundancy with three subsys-tem[J]. Aerospace Control, 2008, 26(6): 82-85. DOI: 10.16804/j.cnki.issn1006-3242.2008.06.018.

徐斌, 王贞松, 陈冰冰, 等. 适用于空间环境下的FPGA容错与重构体系[J]. 计算机工程, 2007, 33(3): 231-233. DOI: 10.3969/j.issn.1000-3428.2007.03.084. XU B, WANG Z S, CHEN B B, et al. Architecture for fault-tolerance and reconfiguration of FPGA in aero-space[J]. Computer Engineering, 2007, 33(3): 231-233. DOI: 10.3969/j.issn.1000-3428.2007.03.084.

王桂花. 非相似平台管理计算机的余度管理技术研究[D]. 哈尔滨: 哈尔滨工业大学, 2015. WANG G H. Research on redundancy management technique of dissimilar platform management compu-ter[D]. Harbin: Harbin Institute of Technology, 2015.

JACOBS A, CIESLEWSKI G, GEORGE A D, et al. Reconfigurable fault tolerance: a comprehensive framework for reliable and adaptive FPGA-based space computing[J]. ACM Transactions on Reconfigurable Technology and Systems, 2012, 5(4): 21. DOI: 10.1145/2392616.2392619.

韩炜, 臧红伟, 谢克嘉. 四余度容错计算机系统结构及其可靠性分析[J]. 计算机工程与科学, 2003, 25(1): 98-100. DOI: 10.3969/j.issn.1007-130X.2003.01.027. HAN W, ZANG H W, XIE K J. Quad-redundant fault-tolerant computer architecture and reliability analysis[J]. Computer Engineering % Science, 2003, 25(1): 98-100. DOI: 10.3969/j.issn.1007-130X.2003.01.027.

曲翕, 黄慧敏, 张宁, 等. 基于多冗余可重构的上面级箭载计算机技术[J]. 计算机工程, 2016, 42(9): 21-25. DOI: 10.3969/j.issn.1000-3428.2016.09.004. QU X, HUANG H M, ZHANG N, et al. Upper stage rocket computer technology based on multi-redundancy and reconfigurable[J]. Computer Engineering, 2016, 42(9): 21-25. DOI: 10.3969/j.issn.1000-3428.2016.09.004.

李洪波, 车明. 完全自校验四余度容错系统设计[J]. 微处理机, 2008, 29(3): 165-167. DOI: 10.3969/j.issn.1002-2279.2008.03.054. LI H B, CHE M. Totally self-checking QMR fault-tolerant systems design[J]. Microprocessors, 2008, 29(3): 165-167. DOI: 10.3969/j.issn.1002-2279.2008.03.054.

程俊强, 杨菊平. 多余度飞控计算机通道故障逻辑技术研究[J]. 现代电子技术, 2014, 37(10): 43-46. DOI: 10.3969/j.issn.1004-373X.2014.10.012. CHENG J Q, YANG J P. Research of channel fault logic technology for multi-redundancy flight control computer[J]. Modern Electronics Technique, 2014, 37(10): 43-46. DOI: 10.3969/j.issn.1004-373X.2014.10.012.

马秀娟, 张秀珍, 曹喜滨, 等. 容错星载计算机系统结构设计[J]. 微处理机, 2003(2): 47-49. DOI: 10.3969/j.issn.1002-2279.2003.02.016. MA X J, ZHANG X Z, CAO X B, et al. Design of fault-tolerant on-board computer system construction[J]. Microprocessors, 2003(2): 47-49. DOI: 10.3969/j.issn.1002-2279.2003.02.016.

刘洪刚, 谢廷峰, 丁伟程, 等. 液体火箭发动机实时故障检测与报警原型系统的设计与实现[J]. 火箭推进, 2005, 31(4): 21-25. DOI: 10.3969/j.issn.1672-9374.2005.04.004. LIU H G, XIE T F, DING W C, et al. Design and realization of primitive real-time fault detection and alarm system for liquid propellant rocket engines[J]. Journal of Rocket Propulsion, 2005, 31(4): 21-25. DOI: 10.3969/j.issn.1672-9374.2005.04.004.

YANG C H, DECONINCK G. A fault-tolerant reservation-based strategy for scheduling aperiodic tasks in multiprocessor systems[C]//Proceedings 10th Euromicro Workshop on Parallel, Distributed and Network-based Processing. Canary Islands: IEEE, 2002.

YANG C H, DECONINCK G. Fault-tolerant scheduling of periodic and aperiodic tasks in multiprocessor systems[C]//Proceedings of the IASTED-ISMM International Conference on Parallel and Distributed Computing and Systems. Calgary: ACTA Press, 2001: 535-542.

张鹏利. 四余度飞控计算机系统余度管理的设计[J]. 航空计算技术, 1997(3): 58-61. DOI: 58 ZHANG P L. Design of redundancy management of four redundancy flight control computer system[J]. Aeronautical Computer Technique, 1997(3): 58-61. DOI: 58

Views

下载量

CSCD

Alert me when the article has been cited

提交

Tools

Publicity Resources

Implementation and verification of a dual-chain power gating strategy for low power design

Design of ultra-low power real-time clock circuits

Lightweight countermeasures against Spectre attacks on the branch prediction unit

A high-efficiency charge pump for ultra-low voltage boost systems

A feature-oriented context understanding and slice analysis network for tuberculosis detection

Related Author

No data

Related Institution

No data

AI问答

Postal code：100079
Tel：（010）53879206 Email：tmw@bjxintong.com.cn
Technical support is provided by Beijing Founder electronics co., LTD 京ICP备09082226号-64 京公网安备11010602201714号
It is recommended to read the content of this site in Chrome&IE9+. Please switch to extreme mode in browser 360.
Cookies We use cookies to help provide and enhance our service and tailor content. By continuing, you agree to the use of cookies.

⁰