With the rapid development of cloud computing and large language models， global mobile data traffic has experienced exponential growth， imposing higher demands on data center interconnection technologies. To achieve high-speed data transmission at 800 Gbit/s， coherent optical communication with high spectral efficiency and support for advanced modulation formats has emerged as a key solution for short-reach optical interconnects. However， traditional coherent receivers are hindered by high Digital Signal Processing （DSP） complexity， which makes it difficult to meet stringent power and cost requirements. To address this， this paper proposes a low-complexity DSP scheme based on baud-rate sampling， which reduces computational complexity while maintaining performance for short-reach coherent optical communications.

The proposed DSP architecture integrates a baud-rate clock recovery module with a two-stage adaptive equalizer， both designed for low complexity. The clock recovery module employs a split-path design comprising four independent units， each utilizing a sign-MM Timing Phase Error Detection （TPED） algorithm. Operating at the symbol rate， this module uses a sign function to extract timing errors from signal polarity changes. This approach enables robust compensation of Sampling Clock Offsets （SCO） and In-phase/Quadrature （

I

/

Q

） skew without requiring carrier recovery. Subsequently， a Two-stage Real-valued Multi

ple Input Multiple Output （RV-MIMO） adaptive equalizer is applied. Its tap configuration is flexible： the first stage uses

<math id="M1"><msub><mrow><mi>N</mi></mrow><mrow><mn mathvariant="normal">1</mn></mrow></msub></math>

https://html.publish.founderss.cn/rc-pub/api/common/picture?pictureId=106420366&type=

https://html.publish.founderss.cn/rc-pub/api/common/picture?pictureId=106420325&type=

4.04090881

3.57909107

main taps to mitigate intra-polarization impairments， such as chromatic dispersion and inter-symbol interference， while the second stage includes

<math id="M2"><msub><mrow><mi>N</mi></mrow><mrow><mn mathvariant="normal">2</mn></mrow></msub></math>

https://html.publish.founderss.cn/rc-pub/api/common/picture?pictureId=106420327&type=

https://html.publish.founderss.cn/rc-pub/api/common/picture?pictureId=106420337&type=

4.04090881

3.57909107

cross-term taps and a 4×4 RV-MIMO with

<math id="M3"><msub><mrow><mi>N</mi></mrow><mrow><mn mathvariant="normal">3</mn></mrow></msub></math>

https://html.publish.founderss.cn/rc-pub/api/common/picture?pictureId=106420369&type=

https://html.publish.founderss.cn/rc-pub/api/common/picture?pictureId=106420353&type=

4.04090881

3.57909107

taps to handle residual inter-polarization crosstalk and polarization demultiplexing. This tunable structure allows the equalizer's complexity to be dynamically adjusted based on channel conditions， thereby optimizing the performance-complexity balance.

Simulation results under a 56 GBaud dual-polarization 16QAM transmission over 2 km standard single-mode fiber demonstrate the effectiveness of the proposed scheme. The sign-MM TPED exhibits robust performance against impairments such as carrier frequency offset and phase noise， with timing jitter remaining below -45 dB under various conditions. The two-stage equalizer reliably achieves Bit Error Rate （BER） performance below the hard-decision forward error correction threshold， even in the presence of IQ skew. Compared to conventional oversampling-based DSP schemes， the proposed approach reduces the number of real multipliers required in the equalizer by approximately 50%. This complexity reduction is achieved with only minor penalties of 0.4 dB in Optical Signal-to-Noise Ratio（OSNR） tolerance and 1.1 dB in Received Optical Power（ROP） sensitivity.

In summary， this work presents a low-complexity DSP solution for short-reach coherent optical interconnects， using baud-rate sampling to significantly reduce computational complexity while maintaining performance. The integrated architecture， which combines

I

/

Q

-independent clock recovery with a configurable-tap adaptive equalizer， enhances robustness against

I

/

Q

skew and sampling offsets， making it suitable for data center applications. These attributes collectively make the scheme a practical and efficient candidate for high-speed， power-and cost-sensitive applications such as intra-data center interconnects.