A high performance digital signal processor (DSP) interrupt system has been proposed.By providing a flexible interrupt service request priority and an optional number of arbitration cycles
the execution efficiency of the interrupt system can be improved.Due to the two characteristics of the interrupt vector table
spanning interrupt service routines across vector entries and grouping interrupt priority
the practicability of the priority-based interrupt system is improved.By introducing the peripheral control processor (PCP) as a new interrupt service provider
an additional interrupt processing way is provided.The theoretical analysis and simulation results indicate that the requirements of the interrupt system have been satisfied.