In this paper

a new architecture is proposed to design modulo (2 -2) multipliers on the condition ≥ 2 .When compared with the reference multipliers1

the proposed multiplier reduces both time delay and hardware requirements significantly. The proposed design is very suitable for VLSI implementation. It can be completed in one cycle.