A DDR3 Memory controller with protocol controller is implemented to efficiently access the off-chip DDR3 memory in a SoC system. Considering the unmatched property between the SoC system level read-write transactions and the DDR3 SDRAM burst access requirement
a memory transaction smoothing mechanism is implemented in the DDR3 memory controller
which makes well use of the protocol controllers DDR3 SDRAM memory command pipeline and can reduce the times of the actual off-chip SDRAM access to improve efficiency of the entire DDR3 memory controller. Verilog model and physical implementation of the memory controller are carried out. Evaluation based on synthetic stimulus show that the smoothing mechanism can improve the efficiency of the DDR3 memory controller.
关键词
Keywords
references
Liu Defeng, Pan Guoteng, Xie Lunguo. Multi-bank memory access scheduler and scalability[C]//Proceedings of 2nd International Conference on Computer Engineering and Technology (ICCET). China, Chengdu, 2010(V2): 723-727.
Zou Huihui, Ma Peijun, Shi Jiangyi, et al. The optimization and application of DDR controller based on multi-core system[C]//Proceedings of IEEE 11th International Conference on Solid-State and Integrated Circuit Technology (ICSICT). China, Xi'an, 2012: 1-3.
Pan Guoteng, Luo Li, Ou Guodong, et al. Design and implementation of a DDR3-based memory controller[C]//Proceedings of Third International Conference on Intelligent System Design and Engineering Applications (ISDEA). China, Hongkong, 2013: 540-543.