LIU Wei, CHAI Zhen, ZHOU Hao-jie, et al. Research and Implementation of Delay Hidden Mechanism for FPGA Runtime Reconfiguration[J]. 2016, 33(8): 40-44.
LIU Wei, CHAI Zhen, ZHOU Hao-jie, et al. Research and Implementation of Delay Hidden Mechanism for FPGA Runtime Reconfiguration[J]. 2016, 33(8): 40-44.DOI:
This paper designs and realizes a delay hidden mechanism for FPGA runtime reconfiguration. Through the pages management of FPGA
the cache architecture design and caching policy research
the mechanism can hid the configuration delay of BIT file
improve the overall efficiency in the multiple tasks scheduling. It gives FPGA the same user mode with GPU
provides the idea of using FPGA in computing technology more widely.
关键词
Keywords
references
何宾. Xilinx FPGA设计权威指南[M]. 北京: 清华大学出版社, 2014.
Conger C, George A D, Gordon Ross A. Design framework for partial run-Time FPGA reconfiguration[C]//2008 International Conference on Engineerring of Reconfigurable Systems % Algorithms. Las Vegas, Nevada, USA, 2008.
Martin G, Smith G, High-level synthesis: past, present, and future[J]. IEEE Design and Test of Computers, 2009, 26(4): 18-25. DOI: 18