中国科学院 机构 上海微系统与信息技术研究所 无线传感网与通信重点实验室,上海,200050
纸质出版:2016
移动端阅览
马建平, 袁晨, 袁圣越, 田彤. 一款应用于UHF RFID阅读器接收机的自动增益控制电路[J]. 微电子学与计算机, 2016, 33(1): 37-41,46.
MA Jian-ping, YUAN Chen, YUAN Sheng-yue, et al. An Automatic Gain Control Circuit for UHF RFID Reader Receiver[J]. 2016, 33(1): 37-41.
基于UMC65 nm CMOS工艺
实现了一款应用于超高频(UHF)射频识别(RFID)阅读器接收机的自动增益控制电路
系统由可变增益放大器、峰值检测电路、环路滤波器、比较器以及指数增益控制电路组成.仿真结果表明
当控制信号从0.85 V变化至0.35 V时
可变增益放大器的增益从4 dB线性变化到70 dB
具有10 MHz恒定的-3 dB带宽
对于60%调制深度
调制频率为1 kHz的幅度调制信号
系统需要20 s稳定输出电压
电路工作电压为1.2 V
消耗总电流为6.6 mA.
An automatic gain control (AGC) circuit is implemented in UMC65 nm CMOS process for ultra-high frequency (UHF) radio frequency identification (RFID) reader receiver. The system consists of a variable gain amplifier (VGA)
a peak detection circuit
a loop filter
a comparator and an exponential gain control circuit. The simulation results show that the gain of VGA varies linearly from 4 dB to 70 dB when the control voltage varies from 0.85 V to 0.35 V. The circuit has a constant -3 dB bandwidth of 10 MHz. For modulation depth 60% input AM signal with a modulation frequency 1 kHz
this AGC needs 20 s to stabilize the output voltage. The final circuit consumes 6.6 mA current from a single 1.2 V voltage supply.
Wang Wenbo, Mao Luhong, Xiao Xindong, et al. A differential automatic gain control circuit with two-stage -10 to 50 dB tuning range VGAs[J]. Journal of Semiconductors, 2013, 34(2): 5-9. DOI: 5
Duong Q H, Lee S G. CMOS exponential current-to-voltagecircuit based on newly proposed approximation method[C]// Systems and Circuits, ISCAS'2004. Canda, Vancouver, 2004: 866-868.
Khoury J M. On the design of constant settling time AGC circuits[J]. IEEE Transactions on Circuits and Systems Ⅱ: Analog and Digital Signal Processing, 1998, 45(3): 283-294. DOI: 283
Hogervorst Ron, Tero John P, Eschauzier, et al. A compact power-efficient 3 V CMOS rail-to-rail input/output operational amplifier for VLSI cell libraries[J]. IEEE Journal of Solid-State Circuits, 1994, 29(12): 1505-1513. DOI: 1505
Pavan S, Krishnapura N, Pandarinathan R, et al. A power optimized continuous-time ΔΣ ADC for audio applications[J]. IEEE Journal of Solid-State Circuits, 2008, 43(2): 351-360. DOI: 351
Seok-Bae Park, Wilson J E, Ismail M. The CHIP - Peak detectors for multistandard wireless receivers[J]. IEEE of Circuits and Devices Magazine, 2006, 22(6): 6-9. DOI: 6
Duong Q H, Le Quan, Kim Chang Wan, et al. A 95-dB linear low-power variable gain amplifier[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2006, 53(8): 1648-1657. DOI: 1648
Duong Q H, Le Quan, Lee S G. An all CMOS 84dB-linear low-power variable gain amplifier[C]// Digest of Technical Papers 2005 Symposium on VLSI Circuits. Japan, Kyoto, 2005: 114-117.
0
浏览量
18
下载量
0
CSCD
关联资源
相关文章
相关作者
相关机构
京公网安备11010602201714号