Chang M H, Chiu Y T, Lai S L, et al. A 1kb 9T subthreshold SRAM with bit-interleaving scheme in 65nm CMOS[C]//Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design. Italy, Rome, IEEE Press, 2011: 291-296.

Yabuuchi M. A 45nm 0.6V cross-point 8T SRAM with negative biased read/write assist[C]// VLSI Circuits, 2009 Symposium on. Japan, Kyoto, 2009: 158-159.

Tawfik S A, Kursun V. Low power and robust 7T dual-Vt SRAM circuit[C]//Circuits and Systems, 2008. ISCAS 2008. IEEE International Symposium on. Seattle. Washington, USA, IEEE, 2008: 1452-1455.

Sharma V, Cosemans S, Ashouei M, et al. A 4.4 pJ/access 80 MHz, 128 kbit variability resilient SRAM with multi-sized sense amplifier redundancy[J]. Solid-State Circuits, 2011, 46(10): 2416-2430. DOI: 2416

Calhoun B H, Chandrakasan A P. Ultra-dynamic voltage scaling (UDVS) using sub-threshold operation and local voltage dithering[J]. IEEE J. Solid-State Circuits, 2006, 41(1): 238-245. DOI: 238

Pasandi G, Fakhraie S M. A new sub-300mV 8T SRAM cell design in 90nm CMOS[C]//Computer Architecture and Digital Systems (CADS), 2013 17th CSI International Symposium on. Tehran, Iran, IEEE, 2013: 39-44.

Wu J J, Chen Y H, Chang M F, et al. A large sigma VTH/VDD tolerant zigzag 8T SRAM with area-efficient decoupled differential sensing and fast write-back scheme[J]. Solid-State Circuits, IEEE Journal of, 2011, 46(4): 815-827. DOI: 815

Liu Z, Kursun V. Characterization of a novel nine-transistor SRAM cell[J]. IEEE Transactions on Very Large Scale Integration Systems, 2008, 16(4): 488-492. DOI: 488

Sinangil Y, Chandrakasan A P. A 128 kbit SRAM with an embedded energy monitoring circuit and sense-amplifier offset compensation using body biasing[J]. IEEE Journal of Solid-State Circuits, 2014, 49(11): 2730-2739. DOI: 2730

Wang Jiajing, Nalam S, Calhoun B H. Analyzing static and dynamic write margin for nanometer SRAMs[M]. UK, Cardiff, Low Power Electronics and Design, International Symposium on ACM Press, 2008: 129-134.