YAN Xue-long, HE Zheng-liang, CHEN Shou-hong. Test and Debug Technologic Research on Multi-TAPC Chip Based on IEEE 1149.7 Standard[J]. 2016, 33(12): 71-74.
YAN Xue-long, HE Zheng-liang, CHEN Shou-hong. Test and Debug Technologic Research on Multi-TAPC Chip Based on IEEE 1149.7 Standard[J]. 2016, 33(12): 71-74.DOI:
using the Platform of Quartus Ⅱ and Verilog HDL language to design multi-TAPC architecture and simulation by using the Modelsim simulation tool. The results indicate that multi TAPC architecture can be effictively tested and debugged multi TAPC chip.
关键词
Keywords
references
IEEE. IEEE Std 1149.1-2001 standard test access port and boundary-scan archutecture[S]. New York: IEEE Standard Board, 2001.
IEEE Std 1149.7. IEEE standard for reduced-pin and enhanced-functionality test access and boundary-scan architecture[S]. American: IEEE, 2009.