Yao Tao, Gao Deyuan. A novel concurrent error detection circuit for leading zero anticipator[C]//Proc. of 2nd International Conference on Computer Engineering and Technology(ICCET), 2010. IEEE, 2010.

Zhang Ge, Qi Zichu, Hu Weiwu. Anovel design of leading zero anticipation circuit with parallel error diction[C]//IEEE International Symposium on Circuits and Systems. IEEE, 2005.

Javier D Bruguera, Tomas Lang. Leading-one prediction with concurrent position correction[J]. IEEE Transcations Computers, 1999, 48(10): 1083-1097. DOI: 1083

Kershaw R, Bays L, Freyman R, et al. A programmable digital signal processor with 32-bit floating-point arithmetic[C]//IEEE Solid Circuits Conference, Digest of Papers. IEEE, 1985.

Suzuki H, Morinaka H, Makino H, et al. Leading-zero anticipatory logic for high-speed floating point addition[J]. IEEE Journal of Solid State Circuits, 1996, 31(8): 1157-1164. DOI: 1157

Hays W, Kershaw R, Bays L, et al. A 32-bit VLSI digital signal processor[J]. IEEE Journal of Solid State Circuits, 1985, SC-20(5): 998-1004. DOI: 998