1. 西安交通大学 电子与信息工程学院,陕西,西安,710049
2. 中国电子科技集团公司 第四十一研究所,山东,青岛,266555
纸质出版:2016
移动端阅览
侯明星, 何亮, 黄斌科, 张喜俊. 临界路径跟踪算法中自屏蔽和多路敏化现象的研究[J]. 微电子学与计算机, 2016, 33(11): 99-103.
HOU Ming-xing, HE Liang, HUANG Bin-ke, et al. Study on Self-Masking and Multiple Path Sensitization of Critical Path Tracing Algorithm[J]. 2016, 33(11): 99-103.
目前临界路径跟踪算法中确定扇出源临界性时
未同时考虑扇出源的自屏蔽和多路敏化现象
进而导致处理结果出现近似问题
对此研究了自屏蔽和多路敏化现象对扇出源临界性的影响
提高了算法的准确性.通过使用18值符号仿真
可以同时检测固定故障和跳变时延故障
提高了算法的有效性.使用C++编程语言对改进后的临界路径跟踪算法进行实现
并应用于ISCAS’85标准电路进行故障模拟
实验结果证明了该算法的准确性和高效性.
Current critical path tracing algorithm will lead approximation of results in fault diagnosis
since self-masking and multiple path sensitization in determining criticality of fan-out stem are not considered. The present paper studies the effects of self-masking and multiple path sensitization on determining criticality of fan-out stem
and the accuracy of the algorithm is improved. Based on an 18-valued algebra in symbolic simulation
stuck-at faults and transition faults can be detected simultaneously
and the efficiency of the algorithm is improved. Critical path tracing algorithm
considering self-masking and multiple path sensitization in determining the criticality of fan-out stem
is implemented with the C++ language. The improved algorithm is applied to ISCAS85 standard circuits for fault diagnosis
and experimental results prove the accuracy and efficiency of the algorithm.
Bosio A, Girard P, Pravossoudovich S, et al. SoC symbolic simulation: a case study on delay fault testing[J]. IEEE Workshop on Design Diagnostic of System, 2008, 16(5): 966-975. DOI: 966
Girard P, Landrault C, Pravossoudovitch S. A reconvergent fanout analysis for the CPT algorithm used in delay-fault diagnosis[C]//proceedings of the date European Test Conference. Rotterdam, Netherlonds: IEEE, 1993: 83-88.
Bosio A, Di Natale G. LIFTING: a Flexible Open-so simulator[C]//proceedings of the 20087 17th Asian Test Symposium. Washington, DC, USA: ACM, 2008: 35-40.
Wu L, Walker D M H. A fast algorithm for critical path tracing in VLSI digital circuits[C]//IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. Monterey, CA, USA: IEEE, 2005: 178-186.
杨士元. 数字系统的故障模拟与可靠性设计[M]. 北京: 清华大学出版社, 2000.
Abramovici M, Menon P R, Miller D T. Critical proceedings of the 20th path tracing - An alternative to fault simulation[C]//IEEE Design Automation Conference. Piscataway NJ, USA: ACM, 1983: 214-220.
0
浏览量
11
下载量
0
CSCD
关联资源
相关文章
相关作者
相关机构
京公网安备11010602201714号