SHAN Rui, LI Tao, JIANG Lin. The Design and Implementation of Data Flow Processing Unit of Dynamical Reconfigurable Array Processor[J]. 2017, 34(1): 106-109.
SHAN Rui, LI Tao, JIANG Lin. The Design and Implementation of Data Flow Processing Unit of Dynamical Reconfigurable Array Processor[J]. 2017, 34(1): 106-109.DOI:
Array processor is a kind of parallel computing architecture meeting the demand of high performance and adapting the development of technology in the future.This paper proposed a kind of high efficient architecture of processing unit based of data flow driven
completed the mapping and simulation of four tap low-pass filter.Finally
performance analysis was provided according to the synthesize result based on Xilinx v6 development board.
Curran B W, Jacobi C, Bonanno J J, et al. The IBM z13multithreaded microprocessor[J]. IBM Journal of Research and Development, 2015, 59(4/5): 11-13. DOI: 11