基于滑窗流水的高性能可配置viterbi译码器

赵旭莹; 李桓; 王晓琴; 王东琳

Chinese

您当前的位置：

首页 >

文章列表页 >

基于滑窗流水的高性能可配置viterbi译码器

更新时间：2026-09-04

- 基于滑窗流水的高性能可配置viterbi译码器
- Sliding Window Pipelined High Performance Reconfigurable Viterbi Decoder
- 微电子学与计算机 2018年35卷第2期页码：32-36
- 作者机构：
  
  1. 中国科学院大学机构计算机与控制学院,北京,100190
  2. 中国科学院自动化研究所机构国家专用集成电路设计工程技术研究中心,北京,100190
- 作者简介：
- 基金信息：
  
  中国科学院战略性先导科技专项 XDA06011000国家科技支撑计划 2014BAH32B00
- DOI：
  中图分类号：
- 纸质出版：2018
- 稿件说明：
移动端阅览
赵旭莹, 李桓, 王晓琴, 王东琳. 基于滑窗流水的高性能可配置viterbi译码器[J]. 微电子学与计算机, 2018, 35(2): 32-36.

ZHAO Xu-ying, LI Huan, WANG Xiao-qin, et al. Sliding Window Pipelined High Performance Reconfigurable Viterbi Decoder[J]. 2018, 35(2): 32-36.
赵旭莹, 李桓, 王晓琴, 王东琳. 基于滑窗流水的高性能可配置viterbi译码器[J]. 微电子学与计算机, 2018, 35(2): 32-36. DOI：

ZHAO Xu-ying, LI Huan, WANG Xiao-qin, et al. Sliding Window Pipelined High Performance Reconfigurable Viterbi Decoder[J]. 2018, 35(2): 32-36. DOI：

摘要

为了对无线通信卷积编码多标准支持

同时为了适应未来高速率卷积编码需求

基于滑窗流水的前向回溯基四算法

实现了支持多标准的高性能可配置viterbi译码器

该译码器峰值吞吐可达到1.15Gbps@6144bit

600 MHz.与主流商用viterbi译码器相比

全球领先的半导体公司-TI的viterbi译码器VCP2数据处理能力为9.5 Mbps@40bit

333 MHz

本文中译码器数据处理能力为32.173 Mbps@40bit

333 MHz

性能提升约3.3倍.此外

该译码器在面积与功耗方面也优于其它可配置型viterbi译码器

在未来高速率卷积译码中有很大应用前景.

Abstract

In order to support multi-standard for convolutional coding in wireless communication

and to meet the requirement of high data rate in the future. A radix-4 multi-standard high performance reconfigurable viterbi decoder based on the sliding window pipeline technique with forward traceback algorithm was implemented. The peak throughput of the decoder can reach up to 1.15Gbps@6144bit

600MHz. Compared with the mainstream commercial viterbi decoder

the data processing speed of VCP2 which is proposed by Texas Instruments company is 9.5Mbps@40bit

333MHz

and the data processing speed of viterbi decoder in this paper is 32.173Mbps@40bit

333MHz

performance improved about 3.3 times. In addition

the decoder is superior to other reconfigurable viterbi decoders in area and power consumption. It has great application prospect in the future high data rate convolutional decoding.

关键词

Keywords

references

Mostafa K, Hussein A, Youness H, et al. High performance reconfigurable viterbi decoder design for multi-standard receiver[C]// National Radio Science Conference. Boulder, USA, 2016: 249-256.

Forney G D. Review of random tree codes[R]. NASA Ames Res. Cen., Moffett Field, Calif., Contract NAS2-3637, NASA CR 73176, Final Rep., 1967, appendix A.

Liu X, Papaefthymiou M C. Design of a high-throughput low-power IS95 viterbi decoder[C]//Design Automation Conference. New Orleans, USA, 2002 : 263-268.

Lee J H, Park W H, Moon J H, et al. Efficient DSP architecture for viterbi decoding with small trace back latency[J]. Ieice Transactions on Communications, 2006, 89(10) : 129-132. DOI: 129

Forney G D J. The viterbi algorithm[J]. IEEE, 1993, 61(5): 268-278. DOI: 268

Cypher R, Shung C B. Generalized trace back techniques for survivor memory management in the Viterbi algorithm[J]. Journal of Signal Processing Systems, 1993, 5(1): 85-94. DOI: 85

Muhammad B A, Zanna M A, Mohammed D A, et al. Low complexity FPGA implementation of register exchange based viterbi decoder[C]// IEEE International Conference on Emerging % Sustainable Technologies for Power % ICT in A Developing Society. Islamabad, Pakistan, IEEE, 2013: 21-25.

Gang Y, Erdogan A T, Arslan T. An efficient pre-traceback architecture for the viterbi decoder targeting wireless communication applications[J]. Circuits % Systems Ⅰ Regular Papers IEEE Transactions on, 2006, 53(9): 1918-1927. DOI: 1918

Manzoor R, Rafique A, Bajwa K B. VLSI implementation of an efficient pre-trace back approach for viterbi algorithm[C]//International Bhurban Conference on Applied Sciences % Technology. English, 2007: 27-30.

He J, Liu H, Wang Z, et al. High-speed low-power viterbi decoder design for TCM decoders[J]. IEEE Transactions on Very Large Scale Integration Systems, 2012, 20(20): 755-759. DOI: 755

Anders M A, Mathew S K, Hsu S K, et al. A 1.9 Gb/s 358 mW 16-256 state reconfigurable viterbi accelerator in 90 nm CMOS[J]. IEEE Journal of Solid-State Circuits, 2008, 43(1): 214-222. DOI: 214

夏飞, 聂晶, 李荣春, 等. 现场可编程门阵列参数化多标准高吞吐率基4 Viterbi译码器[J]. 国防科技大学学报, 2016, 38(1): 86-92. DOI: 86

浏览量

下载量

CSCD

文章被引用时，请邮件提醒。

提交

工具集

关联资源

支持片上网络容错的高性能网络适配单元设计

一种基于特征上下文理解与切片分析的肺结核检测算法

AlN/GaN混合缓冲层双异质结p-GaN HEMT直流特性仿真

基于反向体偏置的高增益稳定性高温运放设计

基于多尺度融合与小目标增强的航拍车辆检测算法