Quinnell E, Swartzlander E E, Lemonds C. Floating-point fused multiply-add architectures[C]// Asilomar Conference on. Pacific Grove, CA, USA, IEEE Xplore, 2007: 331-337.

姜浩. 高精度可靠浮点计算及舍入误差分析研究[D]. 长沙: 国防科学技术大学, 2013.

Jacobi C, Oh H J, Tran K D, et al. The Vector floating-point unit in a sy111111ergistic processor element of a cell processor[C]// IEEE Symposium on Computer Arithmetic. Cape Cod, MA, USA, IEEE Computer Society, 2005: 59-67.

Prashanth B U V, Kumar P A, Sreenivasulu G. Design % implementation of floating point ALU on a FPGA processor[C]// Computing, Electronics and Electrical Technologies. English, Book, 2012: 772-776.

李亚民. 计算机原理与设计Verilog HDL版Computer principles and design in Verilog HDL[M]. 北京: 清华大学出版社, 2011.

Tsoumanis K, Xydis S, Efstathiou C, et al. An Optimized Modified Booth Recoder for Efficient Design of the Add-Multiply Operator[J]. Circuits % Systems I Regular Papers IEEE Transactions on, 2014, 61(4): 1133-1143. DOI: 1133

Schmookler M S, Nowka K J. Leading zero anticipation and detection-a comparison of methods[J]. IEEE Symposium on Computer Arithmetic, 2001, 22(41): 7-12. DOI: 7

KahanElect W. IEEE Standard for Floating-Point Arithmetic[J]. Lecture Notes on the Status of IEEE 754, 2008: 1-70. DOI: 1