Lee J, Seo S, Lee H, et al. Flattening-based mapping of imperfect loop nests for CGRAs?[C]//Hardware/Software Codesign and System Synthesis (CODES+ ISSS), 2014 International Conference on. Jersey City, New Jersey, USA, IEEE, 2014: 1-10.

Mirsky E, DeHon A. MATRIX: a reconfigurable computing architecture with configurable instruction distribution and deployable resources[C]//FPGAs for Custom Computing Machines, 1996. Proceedings. IEEE Symposium on. Napa Valley, California, IEEE, 1996: 157-166.

Sim H, Lee H, Seo S, et al. Mapping imperfect loops to coarse-grained reconfigurable architectures[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2016, 35(7): 1092-1104. DOI: 1092

Hamzeh M, Shrivastava A, Vrudhula S. EPIMap: using epimorphism to map applications on CGRAs[C]//Proceedings of the 49th Annual Design Automation Conference. San Francisco, California, USA, ACM, 2012: 1284-1291.

Yin C, Yin S, Liu L, et al. Compiler framework for reconfigurable computing system[C]//Communications, Circuits and Systems, 2009. ICCCAS 2009. International Conference on. IEEE, Milpitas, California, USA, 2009: 991-995.

Hamzeh M, Shrivastava A, Vrudhula S. REGIMap: register-aware application mapping on coarse-grained reconfigurable architectures (CGRAs)[C]//Proceedings of the 50th Annual Design Automation Conference. San Francisco, CA, USA, ACM, 2013: 18.

Lin X, Yin S, Liu L, et al. Exploiting parallelism of imperfect nested loops with sibling inner loops on coarse-grained reconfigurable architectures[C]//2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC). Chiba, Japan, IEEE, 2016: 456-461.