Kumar G, V Srivalli A. A novel structure of embryonics electronic cell array[C]//Proc. of 2015 International Conference on Signal Processing And Communication Engineering Systems (SPACES). Jaipur, Rajasthan, India, 2015: 5-9.

Luu J Goeders, Wainberg M, Somerville A, et al. VTR 7.0: next generation architecture and cad system for FPGAs[J]. ACM TRETS, 2014, 7(2): 1-30. DOI: 1

Zhang Z, Wang Y R. Method to reliability improvement of chip self-healing hardware by array layout reformation[J]. Acta Aeronautica Et Astronautica Sinica, 2014, 35 (12): 3392-3402. DOI: 3392

Kim S, Chu H, Yang I. A hierarchical self-repairing architecture for fast fault recovery of digital systems inspired from paralogous gene regulatory[J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2012, 20 (12): 2315-2328. DOI: 2315

王涛 蔡金燕, 孟亚峰. 一种基于LUT和二模冗余的胚胎数字电路故障检测方法[J]. 微电子学与计算机, 2016, 33(7): 102-105. DOI: 102

张峻宾 蔡金燕. 故障诊断与硬件演化的一体化设计[J]. 微电子学与计算机, 2014, 31(2): 94-97. DOI: 94