清华大学 微电子所,北京,100084
纸质出版:2017
移动端阅览
宋鹏程, 张春. PCIE3.0接口的SSD硬盘的FPGA实现[J]. 微电子学与计算机, 2017, 34(12): 63-66, 73.
SONG Peng-cheng, ZHANG Chun. Design of High-speed Solid State Drive in FPGA[J]. 2017, 34(12): 63-66.
设计并实现了一个高性能固态盘的硬件原型系统.该固态盘以NAND闪存为存储介质
满足ONFI4.0相关标准.与主机通过第三代PCIe总线接口进行通信.主控部分基于FPGA实现.在实现上
采用了双总线结构
PCIE3.0接口并介绍了NAND闪存转换层的设计.
A high-performance solid state drive(SSD) is designed and implemented in the essay. NAND flash chip that obey the standard of ONFI4.0 is used as the storage meida in SSD. SSD communicate with the host through PCIE bus. The control part is implemented based on FPGA. A dual-bus structure and PCIE3.0 IP core are introduced. NAND flash translation layer(FTL) is also described in detail.
Seong Y J, Nam E H, Jin H Y, et al. Hydra: A block-mapped parallel flash memory solid-state disk architecture[J]. IEEE Transactions on Computers, 2010, 59(7): 905-921. DOI: 905
Kim H, Choi H, Kim Y et al. MS2: NAND-flash SSD-based multi-layered storage management system[C]//2016 International Conference on Cyber-Enabled Distributed Computing and Knowledge Discovery (CyberC). Chengdu, 2016: 100-104.
雷雨. 基于PCIE固态硬盘的嵌入式存储技术[D]. 北京: 中国科学院, 2014.
Cai Y, Haratsch E F, Mccartney M, et al. FPGA-based solid-state drive prototyping platform[C]// IEEE, International Symposium on Field-Programmable Custom Computing Machines. IEEE, 2011: 101-104.
Luo J, Fan L, Chen Z, et al. A solid state drive architecture with memory card modules[J]. IEEE Transactions on Consumer Electronics, 2016, 62(1): 17-22. DOI: 17
Bez R, Camerlenghi E, Modelli A, et al. Introduction to flash memory[J]. Proceedings of the IEEE, 2003, 91(4): 489-502. DOI: 489
Huh J, Kim J S, Jung D, et al. Parameter-aware I/O management for solid state disks (SSDs)[J]. IEEE Transactions on Computers, 2012, 61(5): 636-649. DOI: 636
李硕, 刘芳, 肖侬. 基于FPGA的PCIe SSD设计与实现[J]. 中国科技论文, 2014, 19(4): 403-406. DOI: 403
0
浏览量
31
下载量
0
CSCD
关联资源
相关文章
相关作者
相关机构
京公网安备11010602201714号