一种高性能HEVC整像素运动估计硬件设计

刘凯丽; 陈成; 李垚; 陈松

Chinese

您当前的位置：

首页 >

文章列表页 >

一种高性能HEVC整像素运动估计硬件设计

更新时间：2026-09-04

- 一种高性能HEVC整像素运动估计硬件设计
- A High Performance Hardware Design for HEVC Integral Motion Estimation
- 微电子学与计算机 2017年34卷第10期页码：81-85
- 作者机构：
  
  中国科学技术大学电子科学与技术系,安徽,合肥,230027
- 作者简介：
- 基金信息：
- DOI：
  中图分类号：
- 纸质出版：2017
- 稿件说明：
移动端阅览
刘凯丽, 陈成, 李垚, 陈松. 一种高性能HEVC整像素运动估计硬件设计[J]. 微电子学与计算机, 2017, 34(10): 81-85.

LIU Kai-li, CHEN Cheng, LI Yao, et al. A High Performance Hardware Design for HEVC Integral Motion Estimation[J]. 2017, 34(10): 81-85.
刘凯丽, 陈成, 李垚, 陈松. 一种高性能HEVC整像素运动估计硬件设计[J]. 微电子学与计算机, 2017, 34(10): 81-85. DOI：

LIU Kai-li, CHEN Cheng, LI Yao, et al. A High Performance Hardware Design for HEVC Integral Motion Estimation[J]. 2017, 34(10): 81-85. DOI：

摘要

针对整像素运动估计提出了一种适合硬件实现的运动估计算法

并设计了硬件架构.通过在不同划分深度的编码单元中复用计算单元

大大减少了硬件资源.在TSMC 90nm的工艺下

综合结果表明最高频率可以达到377 MHz

在搜索范围为±64时

能够达到超高清视频图像3 840×2 160@60 f/s的实时处理速度.

Abstract

In this paper

a motion estimation algorithm suitable for hardware implementation is proposed for integer motion estimation

and the hardware architecture is also presented. By reusing computing unit in the CU depths

the hardware resource is greatly reduced. Synthesized results in the TSMC 90nm show that the frequency of presented architecture can reach 377 MHz and the throughput can achieve 3 840×2 160@60 f/s real-time processing in the search range of ±64

which meets the requirement of processing HD video images in real time.

关键词

Keywords

references

Ndili O, Ogunfunmi T. Algorithm and architecture co-design of hardware-oriented, modified diamond search for fast motion estimation in H. 264/AVC[J]. IEEE Transactions on Circuits and Systems for Video Technology, 2011, 21(9): 1214-1227. DOI: 1214

Zhou D, Zhou J, He G, et al. A 1.59 Gpixel/s motion estimation processor with 211 to+ 211 search range for UHDTV video encoder[J]. IEEE Journal of Solid-State Circuits, 2014, 49(4): 827-837. DOI: 827

Sinangil M E, Sze V, Zhou M, et al. Cost and coding efficient motion estimation design considerations for high efficiency video coding (HEVC) standard[J]. IEEE Journal of selected topics in signal processing, 2013, 7(6): 1017-1028. DOI: 1017

Medhat A, Shalaby A, Sayed M S. High-throughput hardware implementation for motion estimation in HEVC encoder[C]//2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS). IEEE, 2015: 1-4.

Sullivan G J, Ohm J R, Han W J, et al. Overview of the high efficiency video coding (HEVC) standard[J]. IEEE Transactions on circuits and systems for video technology, 2012, 22(12): 1649-1668. DOI: 1649

Ye X, Ding D, Yu L. A hardware-oriented IME algorithm and its implementation for HEVC[C]//Visual Communications and Image Processing Conference, 2014 IEEE. IEEE, 2014: 205-208.

Chen C Y, Chien S Y, Huang Y W, et al. Analysis and architecture design of variable block-size motion estimation for H. 264/AVC[J]. IEEE Transactions on Circuits and Systems I: Regular Papers, 2006, 53(3): 578-593. DOI: 578

陈伟伟, 朱惠, 何卫锋, 等. 一种面向HEVC运动估计的高性能VLSI架构[J]. 微电子学与计算机, 2013, 31(6): 10-14. DOI: 10

浏览量

下载量

CSCD

文章被引用时，请邮件提醒。

提交

工具集

关联资源

基于流水的HEVC IDCT/IDST模块VLSI设计

基于区块链的AI生成内容溯源框架设计研究

基于多尺度融合与小目标增强的航拍车辆检测算法

基于MSS-YOLO-MPHands融合架构的装配手部动作识别研究

一种用于极低压boost系统的高效率电荷泵