Nikolic B, Oklobdzijia V, Stojanovic V, et al. Improved sense-amplifier based flip-flop: design and measurements[J]. IEEE J. Solid-State Circuits, 2000, 35(6): 876-883. DOI: 876

Sonntag Jeff L, John Stonick. A digital clock and data recovery architecture for multi-gigabit/s binary links[J]. IEEE J. Solid-State Circuits, 2006, 41 (8): 1867-1875. DOI: 1867

He Mike Yun, John Poulton. A CMOS mixed-signal clock and data recovery circuit for OIF CEI-6G+ backplane transceiver[J]. IEEE J. Solid-State Circuits, 2006, 41(3): 597-606. DOI: 597

Gondi Srikanth, Behzad Razavi. Equalization and clock and data recovery techniques for 10-Gb/s CMOS serial-link receivers[J]. IEEE J. Solid-State Circuits, 2007, 42 (9) : 1999-2011. DOI: 1999

Matsui M, Hara H, Uetani Y, et al. A 200 MHz 13 mm 2-D DCT macrocell using sense amplifying pipeline flip-flop scheme[J]. IEEE J. Solid-State Circuits, 1994, 29: 1482-1490. DOI: 1482