基于反嵌套共源共栅米勒补偿的LDO设计

康瑞; 代国定; 李沉沉; 刘帅

Chinese

您当前的位置：

首页 >

文章列表页 >

基于反嵌套共源共栅米勒补偿的LDO设计

更新时间：2026-09-04

- 基于反嵌套共源共栅米勒补偿的LDO设计
- A Capacitor-free Low-dropout Regulator Based on Reversed Nested Cascode Miller Compensation
- 微电子学与计算机 2018年35卷第11期页码：20-23
- 作者机构：
  
  西安电子科技大学 CAD电路研究所,陕西,西安,710071
- 作者简介：
- 基金信息：
- DOI：
  中图分类号：
- 纸质出版：2018
- 稿件说明：
移动端阅览
康瑞, 代国定, 李沉沉, 刘帅. 基于反嵌套共源共栅米勒补偿的LDO设计[J]. 微电子学与计算机, 2018, 35(11): 20-23.

KANG Rui, DAI Guo-ding, LI Chen-chen, et al. A Capacitor-free Low-dropout Regulator Based on Reversed Nested Cascode Miller Compensation[J]. 2018, 35(11): 20-23.
康瑞, 代国定, 李沉沉, 刘帅. 基于反嵌套共源共栅米勒补偿的LDO设计[J]. 微电子学与计算机, 2018, 35(11): 20-23. DOI：

KANG Rui, DAI Guo-ding, LI Chen-chen, et al. A Capacitor-free Low-dropout Regulator Based on Reversed Nested Cascode Miller Compensation[J]. 2018, 35(11): 20-23. DOI：

摘要

基于反嵌套式共源共栅米勒补偿提出了单极点系统的无电容型LDO线性稳压器.该稳压器采用由反相增益级和反相可变增益级组成的可变增益缓冲器

可提高LDO的压摆率和负载瞬态变化时的稳定性.基于TSMC 0.25 m CMOS工艺

设计了一款2.5 V 200 mA的适合SoC应用的无电容型LDO

仿真结果表明其漏失电压为150 mV

在1 mA到200 mA的负载电流范围内

该LDO在输出电容为0~1 F的范围内都能稳定

负载电流为200 mA时

环路的最大相位裕度可达86°

最小相位裕度高达76°.

Abstract

Based on reversed nested cascade miller compensation(RNCMC)

a single pole system of capacitor-free low-dropout regulator is presented. The LDO adopts a variable-gain-buffer that consists of an inverting stage and a variable gain inverting stage to improve the slew rate and the stability of load stepping. A 2.5 V 200 mA capacitor-free LDO for SoC application is targeted by TSMC 0.25 m CMOS process in this paper. Simulation results shows that the dropout voltage is 150 mV

the LDOs load current is from 1 mA to 200 mA and the LDO can be stable in the range of 0 to 1 F for output capacitance

the maximum phase margin is up to 86 degrees and the minimum is 76 degrees when the load is at 200 mA.

关键词

Keywords

references

Tan Min, Ki Wing-Hung. A cascode miller compensated three-stage amplifier with local impedance attenuation for optimized complex-pole control[J]. IEEE Journal of Solid-State Circuits, 2015, 50(2):440-449. DOI: 440

Heisiey D, Wank B. DMOS delivers dramatic performance gains to LDO regulators[J]. IEEE Trans Circuit System-I: Fundamental Theory and Application, 2001, 48(9):1041-1056. DOI: 1041

Rincon-Mora G A, Allen P E. A low voltage, low quiescent current, low dropout regulator[J]. IEEE Journal of Solid-State Circuits, 1998, 33(1): 36-44. DOI: 36

Grasso A D, Palumbo G, Pennisi S. Advances in reverse nested miller compensation[J]. IEEE Transactions on Circuits and Systems, 2007, 54(7):1459-1470. DOI: 1459

拉扎维.模拟CMOS集成电路设计[M].西安:西安交通大学出版社, 2002:297-305. DOI: 297

Pan H, Cheng C, Chen C. A CMOS low dropout regulator stable with any load capacitor[C]// Tencon IEEE Region 10 Conference.[s.l].2004(4): 266-269.

Ribner D, Copeland M. Design technique for a cascaded CMOS opamp with improved PSRR and common-mode input range[J]. IEEE Solid-State Circuits, 1984, SC-19(6):919-925. DOI: 919

邹志革, 杨诗洋, 邹雪城.基于阻尼系数控制频率补偿的无电容型LDO设计[J].微电子学与计机, 2009, 26(7):49-53. DOI: 49

Chen Chiamin, Hung Chungchih. Enhanced active feedback technique with dynamic compensation for low-dropout voltage regulator[J]. Analog Integrated Circuits % Signal Processing, 2013, 75 (1) :97-108. DOI: 97

Huang W, Lu S, Liu S. A capacitor-free CMOS low dropout regulator with slew rate enhancement[J]. VLSI Design, Automation and Test, 2010, 57(2):80-84. DOI: 80

浏览量

下载量

CSCD

文章被引用时，请邮件提醒。

提交

工具集

关联资源

面向处理器分支预测单元的Spectre攻击轻量化防御方法

V型沟槽SiC中子探测器的蒙特卡洛分析

AlN/GaN混合缓冲层双异质结p-GaN HEMT直流特性仿真

超低功耗实时时钟电路的设计

低功耗设计的双链电源关断策略的实现与验证