Chang A H, Leehs Boingd. A 12b 50MS/s 2.1 mW SAR ADC with redundancy and digital background calibration[C]//IEEE ESSCIRC 2013. Bucharest, Romania, 2013: 109-112.

Zhou Y, Xu B, Chiu Y, A 12b 160MS/s synchronous two-step SAR ADC achieving 20.7fJ/step FoM with opportunistic digital background calibration[C]//IEEE Symp. VLSI Circuits Dig. Tech. Papers, Honolulu, HI, USA, 2014: 1-2.

Lin C Y, Lee T C. A 12bit 210MS/s 5.3mW Pipelined-SAR ADC with a passive residue transfer technique[C]// IEEE Symp. VLSI Circuits Dig. Tech. Papers, Honolulu, HI, USA. 2014: 1-2.

Cheng-Hsun Ho, Soon-Jyh Chang, et al. A 3.9-fJ/cs. 0.5V 10bit 100-kS/s low power SAR ADC with time-based fixed window[C]// ISCAS, Melbourne VIC. Australia, 2014: 2345-2348.

Verma N, Chandrakasan A P. A 25μW 100 kS/s 12 bit ADC for wireless micro-sensor applications[C]//IEEE Int Sol Sta Circ Conf. San Francisco, CA, USA, 2006: 222-223.

Yao-Sheng Hu, Chi-Huai Shih, et al. A 0.6V 6.4 fJ/ conversion-step 10-bit 150MS/s subranging SAR ADC in 40nm CMOS[C]//IEEE A-SSCC, 2014, KaoHsiung, Taiwan, 2014: 81-84.

Liu W, Huang P, Chiu Y. A 12b 22.5/45MS/s 3.0mW 0.059mm2 CMOS SAR ADC achieving over 90dB SFDR[C]//ISSCC Dig. Tech. Papers. San Francisco, CA, USA. 2010: 380-381.

Huang C P, Lin J M, Shyu Y T, et al. A systematic design methodology of a synchronous SAR ADCs[J]. IEEE Trans VLSI Syst, 2016, 24(5): 1835-1848. DOI: 1835

Kapusta R, Shen J, Decker S, et al. A 14 b 80MS/s SAR ADC with 73.6 dB SNDR in 65 nm CMOS[J]. IEEE J Sol Sta Circ, 2013, 48(12): 3059-3065. DOI: 3059

Zhu Y, Chanc H, Sins W, et al. A 35 fJ 10 b 160 MS/s pipelined-SAR ADC with decoupled flip-around MDAC and self-embedded offset cancelation[J]. IEEE J Sol Sta Circ, 2011, 47(11): 61-64. DOI: 61