NAJAFI A, TIMARCHI S. High-speed energy-efficient 5: 2 compressor[C]//2014 37th International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO). Opatija, 2014: 80-84.

PISHVAIE A, JABERIPUR G, JAHANIAN A. Redesigned CMOS (4; 2) compressor for fast binary multipliers[J]. Canadian Journal of Electrical and Computer Engineering, 2013, 36(3): 111-115. DOI: 111

VEERAMACHANENI S, KRISHNA K M, AVINASH L, et al. Novel architectures for high-speed and low-power 3-2, 4-2 and 5-2 compressors[C]//20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID′07). Bangalore, 2007: 324-329.

DORNELLES R, PAIM G, SILVEIRA B, et al. A power-efficient 4-2 adder compressor topology[C]//2017 15th IEEE International New Circuits and Systems Conference (NEWCAS). Strasbourg, 2017: 281-284.

ABHILASH R, DUBEY S, CHINNAAIAH M C. Asic design of low power VLSI architecture for different multiplier algorithms using compressors[C]//2016 11th International Conference on Industrial and Information Systems (ICIIS). Roorkee, 2016: 387-392.